參數(shù)資料
型號(hào)： LCZM
廠商： Linear Technology Corporation
英文描述： 16-/14-/12-Bit VOUT DACs in 3mm 】 3mm DFN
中文描述： 16/14/12 VOUT電源數(shù)模轉(zhuǎn)換器采用3mm DFN封裝】3毫米
文件頁(yè)數(shù)： 16/20頁(yè)
文件大小： 317K
代理商： LCZM
LTC2641/LTC2642
16
26412f
Op Amp Specifications and Bipolar DAC Accuracy
The op amp contributions to unipolar DAC error discussed
above apply equally to bipolar operation. The bipolar ap-
plication circuit gains up the DAC span, and all errors, by
a factor of 2. Since the LSB size also doubles, the errors
in LSBs are identical in unipolar and bipolar modes.
One added error in bipolar mode comes from I
B
(IN
–
),
which flows through R
FB
to generate an offset. The full
bias current offset error becomes:
V
OFFSET
= (I
B
(IN
–
) R
FB
– I
B
(IN
+
) R
OUT
2) [Volts]
So:
=
(
V
I IN
(
k I IN
– (
28
k
k
V
OFFSET
REF
)
+
)
)
.
–
12 4
33
[
]
LSB
Settling Time with Op Amp Buffer
When using an external op amp, the output settling time will
still include the single pole settling on the LTC2641/LTC2642
V
OUT
node, with time constant R
OUT
(C
OUT
+ C
L
) (see Un-
buffered V
OUT
Settling Time). C
L
will include the buffer input
capacitance and PC board interconnect capacitance.
The external buffer amplifier adds another pole to the output
response, with a time constant equal to (fbandwidth/2
π
).
For example, assume that C
L
is maintained at the same
value as above, so that the V
OUT
node time constant is
83ns = 1μs/12. The output amplifier pole will also have a
time constant of 83ns if the closed-loop bandwidth equals
(1/2
π
83ns) = 1.9MHz. The effective time constant of
two cascaded single-pole sections is approximately the
root square sum of the individual time constants, or √
2
83ns = 117ns, and 1/2 LSB settling time will be ~12
117ns = 1.4μs. This represents an ideal case, with no slew
limiting and ideal op amp phase margin. In practice, it
will take a considerably faster amplifier, as well as careful
attention to maintaining good phase margin, to approach
the unbuffered settling time of 1μs.
The output settling time for bipolar applications (Figure 3)
will be somewhat increased due to the feedback resistor
network R
FB
and R
INV
(each 28k nominal). The parasitic
capacitance, C
P
, on the op amp (–) input node will introduce
a feedback loop pole with a time constant of (C
P
28k/2).
A small feedback capacitor, C1, should be included, to
introduce a zero that will partially cancel this pole. C1
should nominally be <C
P
, typically in the range of 5pF
to 10pF. This will restore the phase margin and improve
coarse settling time, but a pole-zero doublet will unavoid-
ably leave a slower settling tail, with a time constant of
roughly (C
P
+ C1) 28k/2, which will limit 16-bit settling
time to be greater than 2μs.
Reference and GND Input
The LTC2641/LTC2642 operates with external voltage refer-
ences from 2V to V
DD
, and linearity, offset and gain errors
are virtually unchanged vs V
REF
. Full 16-bit performance
can be maintained if appropriate guidelines are followed
when selecting and applying the reference. The LTC2641/
LTC2642’s very low gain error tempco of 0.1ppm/°C, typi-
cal, corresponds to less than 0.5LSB variation over the
–40°C to 85°C temperature range. In practice, this means
that the overall gain error tempco will be determined almost
entirely by the external reference tempco.
The DAC voltage-switching mode “inverted” resistor ladder
architecture used in the LTC2641/LTC2642 exhibits a refer-
ence input resistance (R
REF
) that is code dependent (see
the Typical Performance curves I
REF
vs Input Code).
In unipolar mode, the minimum R
REF
is 14.8k (at code
871Chex, 34,588 decimal) and the the maximum R
REF
is
300k at code 0000hex (zero scale). The maximum change
in I
REF
for a 2.5V reference is 160μA. Since the maximum
occurs near midscale, the INL error is about one half of the
change on V
REF
, so maintaining an INL error of <0.1LSB
requires a reference load regulation of (1.53ppm 2/160μA)
= 19 [ppm/mA]. This implies a reference output impedance
of 48m
Ω
, including series wiring resistance.
To prevent output glitches from occuring when resistor
ladder branches switch from GND to V
REF
, the reference
input must maintain low impedance at higher frequencies.
A 0.1μF ceramic capacitor with short leads between REF
and GND provides high frequency bypassing. A surface
mount ceramic chip capacitor is preferred because it has
the lowest inductance. An additional 1μF between REF
and GND provides low frequency bypassing. The circuit
will benefit from even higher bypass capacitance, as long
as the external reference remains stable with the added
capacative loading.
APPLICATIONS INFORMATION
相關(guān)PDF資料
PDF描述
LCZN 16-/14-/12-Bit VOUT DACs in 3mm 】 3mm DFN
LCZP 16-/14-/12-Bit VOUT DACs in 3mm 】 3mm DFN
LD1117-12-S08-B-R 5.0 AMP POSITIVE VOLTAGE REGULATOR
LD1117-12-AA3-A-R 5.0 AMP POSITIVE VOLTAGE REGULATOR
LD1117-12-AA3-B-R 5.0 AMP POSITIVE VOLTAGE REGULATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LCZN 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-/14-/12-Bit VOUT DACs in 3mm 】 3mm DFN
LCZP 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-/14-/12-Bit VOUT DACs in 3mm 】 3mm DFN
LD 1000 制造商:NOGA 功能描述:LEADER
LD 242-2/3 功能描述:紅外發(fā)射源 GaAs 950 nm MTL CAN HALF ANGLE +/-40DEG RoHS:否 制造商:Fairchild Semiconductor 波長(zhǎng):880 nm 射束角:+/- 25 輻射強(qiáng)度: 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:Side Looker 封裝:Bulk
LD 260 功能描述:標(biāo)準(zhǔn)LED-通孔 Infrared 950nm HALF ANGLE +/-15DEG RoHS:否 制造商:Vishay Semiconductors 照明顏色:Red 光強(qiáng)度:0.7 mcd 波長(zhǎng)/色溫:615 nm 顯示角:45 deg 透鏡顏色/類型:Clear, Non-Diffused 正向電流:70 mA 正向電壓:1.83 V to 3.03 V LED 大小:2 mm 系列: 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*