- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69030 > MC94MX21DVKN3R2 (FREESCALE SEMICONDUCTOR INC) 350 MHz, MICROPROCESSOR, PBGA289 PDF資料下載
參數(shù)資料
| 型號： | MC94MX21DVKN3R2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 350 MHz, MICROPROCESSOR, PBGA289 |
| 封裝： | 14 X 14 MM, 1.41 MM HEIGHT, 0.65 MM PITCH, LEAD FREE, PLASTIC, BGA-289 |
| 文件頁數(shù)： | 22/98頁 |
| 文件大小： | 1326K |
| 代理商： | MC94MX21DVKN3R2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
Specifications
MC94MX21 Technical Data, Rev. 1.
5
Freescale Semiconductor
29
3.10
LCD Controller
This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD
controller with various display configurations, refer to the LCD controller chapter of the i.MX21 Reference
Manual
.
Figure 19. SCLK to LD Timing Diagram
Ref No.
Parameter
Minimum
Maximum
Unit
1
SPI_RDY to SS output low
2T 1
1. T = CSPI system clock period (PERCLK2).
–ns
2SS output low to first SCLK edge
3Tsclk 2
2. Tsclk = Period of SCLK.
–ns
3
Last SCLK edge to SS output high
2Tsclk
–
ns
4SS output high to SPI_RDY low
0
–
ns
5SS output pulse width
Tsclk + WAIT 3
3. WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control
Register.
–ns
6SS input low to first SCLK edge
T
–
ns
7SS input pulse width
T
–
ns
Table 19. LCDC SCLK Timing Parameters
Symbol
Parameter
3.0
± 0.3V
Unit
Minimum
Maximum
T1
SCLK period
23
2000
ns
T2
Pixel data setup time
11
–
ns
T3
Pixel data up time
11
–
ns
The pixel clock is equal to LCDC_CLK / (PCD + 1).
When it is in CSTN, TFT or monochrome mode with bus width = 1, SCLK is equal to the pixel clock.
When it is in monochrome with other bus width settings, SCLK is equal to the pixel clock divided by bus width.
The polarity of SCLK and LD can also be programmed.
Maximum frequency of SCLK is HCLK / 3 for TFT and CSTN, otherwise LD output will be incorrect.
LSCLK
LD[17:0]
T1
T2
T3
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC94MX21DVKN3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S08FL8CLC | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, QFP32 |
| MC9S08FL8CBM | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32 |
| MC9S08FL16CBM | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32 |
| MC9S08GW64CLH | MICROCONTROLLER, PQFP64 |
| MC9S08GW64CLK | MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC94MX21DVKN3R2 | 制造商:Freescale Semiconductor 功能描述:32-bit Embedded Microprocessors |
| MC950 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC951 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC952 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC953 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:INTEGRATED CIRCUITS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。