- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19539 > EPM7256AEFC256-10 (Altera)IC MAX 7000 CPLD 256 256-FBGA PDF資料下載
參數(shù)資料
| 型號： | EPM7256AEFC256-10 |
| 廠商： | Altera |
| 文件頁數(shù)： | 9/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAX 7000 CPLD 256 256-FBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | MAX® 7000A |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 10.0ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 16 |
| 宏單元數(shù)： | 256 |
| 門數(shù)： | 5000 |
| 輸入/輸出數(shù)： | 164 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BGA |
| 供應(yīng)商設(shè)備封裝： | 256-FBGA（17x17） |
| 包裝： | 托盤 |
| 其它名稱： | 544-2345 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Altera Corporation
17
MAX 7000A Programmable Logic Device Data Sheet
f For more information on using the Jam STAPL language, see Application
ISP circuitry in MAX 7000AE devices is compliant with the IEEE Std. 1532
specification. The IEEE Std. 1532 is a standard developed to allow
concurrent ISP between multiple PLD vendors.
Programming Sequence
During in-system programming, instructions, addresses, and data are
shifted into the MAX 7000A device through the TDI input pin. Data is
shifted out through the TDO output pin and compared against the
expected data.
Programming a pattern into the device requires the following six ISP
stages. A stand-alone verification of a programmed pattern involves only
stages 1, 2, 5, and 6.
1.
Enter ISP. The enter ISP stage ensures that the I/O pins transition
smoothly from user mode to ISP mode. The enter ISP stage requires
1ms.
2.
Check ID. Before any program or verify process, the silicon ID is
checked. The time required to read this silicon ID is relatively small
compared to the overall programming time.
3.
Bulk Erase. Erasing the device in-system involves shifting in the
instructions to erase the device and applying one erase pulse of
100 ms.
4.
Program. Programming the device in-system involves shifting in the
address and data and then applying the programming pulse to
program the EEPROM cells. This process is repeated for each
EEPROM address.
5.
Verify. Verifying an Altera device in-system involves shifting in
addresses, applying the read pulse to verify the EEPROM cells, and
shifting out the data for comparison. This process is repeated for
each EEPROM address.
6.
Exit ISP. An exit ISP stage ensures that the I/O pins transition
smoothly from ISP mode to user mode. The exit ISP stage requires
1ms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPM7128SQC160-15 | IC MAX 7000 CPLD 128 160-PQFP |
| VE-24J-CY-F2 | CONVERTER MOD DC/DC 36V 50W |
| VI-2VT-CY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
| RS3DB-13-F | DIODE FAST REC 200V 3A SMB |
| MAX6510CAUT+T | IC TEMP SWITCH PROG SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP79410 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:I2C? Real-Time Clock/Calendar with EEPROM, SRAM, Unique ID and Battery Switchover |
| MCP79410_13 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Battery-Backed I2Ca?￠ Real-Time Clock/Calendar with EEPROM and Unique ID |
| MCP79410-I/MNY | 制造商:Microchip Technology Inc 功能描述:I2C GP RTCC, 1KB EE, 64B SRAM, ID - Rail/Tube |
| MCP79410-I/MS | 功能描述:實時時鐘 I2C GP RTCC 1Kb EE 64B SRAM ID RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| MCP79410-I/P | 制造商:Microchip Technology Inc 功能描述:I2C GP RTCC, 1KB EE, 64B SRAM, ID - Rail/Tube 制造商:Microchip Technology Inc 功能描述:RTCC 12C 1K EE 64B SRAM 8PDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。