- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39724 > MPC905EFR2 (FREESCALE SEMICONDUCTOR INC) 50 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC905EFR2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 50 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO16 |
| 封裝： | PLASTIC, SOIC-16 |
| 文件頁(yè)數(shù)： | 1/5頁(yè) |
| 文件大?。?/td> | 92K |
| 代理商： | MPC905EFR2 |
6
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MPC905/D
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
528
1:6 PCI Clock Generator/
Fanout Buffer
The MPC905 is a six output clock generation device targeted to pro-
vide the clocks required in a 3.3V or 5.0V PCI environment. The device
operates from a 3.3V supply and can interface to either a TTL input or an
external crystal. The inputs to the device can be driven with 5.0V when
the VCC is at 3.3V. The outputs of the MPC905 meet all of the specifica-
tions of the PCI standard.
Six Low Skew Outputs
Synchronous Output Enables for Power Management
Low Voltage Operation
XTAL Oscillator Interface
16-Lead SOIC Package
5.0V Tolerant Enable Inputs
The MPC905 device is targeted for PCI bus or processor bus environ-
ments with up to 12 clock loads. Each of the six outputs on the MPC905
can drive two series terminated 50
transmission lines. This capability
effectively makes the MPC905 a 1:12 fanout buffer.
The MPC905 offers two synchronous enable inputs to allow users flex-
ibility in developing power management features for their designs. Both
enable signals are active HIGH inputs. A logic ‘0’ on the Enable1 will pull
outputs 0 to 4 into the logic ‘0’ state. A logic ‘1’ on the Enable1 input will
result in outputs 0 to 4 to be toggling. A logic ‘0’ on Enable2 will cause
output BLK5 to a logic ‘0’ state, whereas a logic ‘1’ on Enable2 will cause
output BLK5 to toggle. The oscillator remains on.
The Enable2 input can be used to disable any high power device for system power savings during periods of inactivity. Both
enable inputs are synchronized internal to the chip so that the output disabling will happen only when the outputs are already
LOW. This feature guarantees no runt pulses will be generated during enabling and disabling.
BCLK0
BCLK1
BCLK2
BCLK3
BCLK4
BCLK5
XTAL_IN
XTAL_OUT
Enable1
Enable2
GND (3)
VDD (3)
Pinout: 16-Lead Plastic Package (Top View)
16
1
15
2
14
3
13
4
XTAL_IN
Enable1
BCLK5
VDD3
XTAL_OUT
Enable2
GND1
BCLK0
12
5
11
6
10
7
9
8
BCLK4
GND3
BCLK3
VDD2
VDD1
BCLK1
GND2
BCLK2
SYNCHRONIZE
Rev 2
1:6 PCI
CLOCK GENERATOR/
FANOUT BUFFER
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751B
1
16
MPC905
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC905DR2 | 50 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO16 |
| MPC9819EN | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20 |
| MPC9819SD | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20 |
| MPC9819SDR2 | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20 |
| MPG06G-HE3/73 | 1 A, 400 V, SILICON, SIGNAL DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC909 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHIP |
| MPC9100 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DUAL PLL CLOCK GENERATOR |
| MPC9108 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MULTIPLE OUTPUT CLOCK SYNTHESIZER |
| MPC9109 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP |
| MPC9109AC | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 FSL 1-18 LVCMOS Fanout Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。