- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299768 > PF38F40L0YUQ0 (NUMONYX) 16M X 16 FLASH 1.8V PROM, PBGA88 PDF資料下載
參數(shù)資料
| 型號(hào)： | PF38F40L0YUQ0 |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 16M X 16 FLASH 1.8V PROM, PBGA88 |
| 封裝： | 8 X 11 MM, 1 MM HEIGHT, ROHS COMPLIANT, VFBGA-88 |
| 文件頁(yè)數(shù)： | 35/99頁(yè) |
| 文件大小： | 1419K |
| 代理商： | PF38F40L0YUQ0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
Intel StrataFlash Wireless Memory (L18)
Intel StrataFlash Wireless Memory (L18) with A/D-Multiplexed I/O
Datasheet
July 2006
40
Order Number: 313295-002US
9.1.4
Standby
When CE# is deasserted the device is deselected and placed in standby, substantially
reducing power consumption. In standby, the data outputs are placed in High-Z,
independent of the level placed on OE#. Standby current, ICCS, is the average current
measured over any 5 ms time interval, 5 μs after CE# is deasserted. During standby,
average current is measured over the same time interval 5 μs after CE# is deasserted.
When the device is deselected (while CE# is deasserted) during a program or erase
operation, it continues to consume active power until the program or erase operation is
completed.
9.1.5
Reset
As with any automated device, it is important to assert RST# when the system is reset.
When the system comes out of reset, the system processor attempts to read from the
flash memory if it is the system boot device. If a CPU reset occurs with no flash
memory reset, improper CPU initialization may occur because the flash memory may
be providing status information rather than array data. Intel flash memories allow
proper CPU initialization following a system reset through the use of the RST# input.
RST# should be controlled by the same low-true reset signal that resets the system
CPU.
After initial power-up or reset, the device defaults to asynchronous Read Array, and the
Status Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and
places the output drivers in High-Z. When RST# is asserted, the device shuts down the
operation in progress, a process which takes a minimum amount of time to complete.
When RST# has been deasserted, the device is reset to asynchronous Read Array
state.
Note:
If RST# is asserted during a program or erase operation, the operation is terminated
and the memory contents at the aborted location (for a program) or block (for an
erase) are no longer valid, because the data may have been only partially written or
erased.
When returning from a reset (RST# deasserted), a minimum wait is required before the
initial read access outputs valid data. Also, a minimum delay is required after a reset
before a write cycle can be initiated. After this wake-up interval passes, normal
operation is restored. See Section 7.0, “AC Characteristics” on page 22 for details
about signal-timing.
9.2
Device Commands
Device operations are initiated by writing specific device commands to the Command
User Interface (CUI). See Table 13, “Command Bus Cycles” on page 41.
Several commands are used to modify array data including Word Program and Block
Erase commands. Writing either command to the CUI initiates a sequence of internally-
timed functions that culminate in the completion of the requested task. However, the
operation can be aborted by either asserting RST# or by issuing an appropriate
suspend command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PF50WIW2K-3.5VF-W6 | SINGLE COLOR LED, INCAND WHITE |
| PD50WO3K-28V-T | SINGLE COLOR LED, SUPER ORANGE |
| PD50WR3K-24V-W6 | SINGLE COLOR LED, ULTRA RED |
| PF50WAG6K-240VAC-W6 | SINGLE COLOR LED, AQUA GREEN |
| PF50WW1K-12V-W6 | SINGLE COLOR LED, COOL WHITE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PF38F4470LLYBBEA | 制造商:Micron Technology Inc 功能描述:256LCR/256LCR/256SD SCSP 1.8 X16D LF - Trays |
| PF38F5050M0Y0CFA | 制造商:Micron Technology Inc 功能描述:512BA/64PS SCSP 1.8 LF MICRON - Trays |
| PF38F5050M0Y0CFB | 制造商:Micron Technology Inc 功能描述:512BA/64PS SCSP 1.8 LF MICRON - Tape and Reel |
| PF38F5050M0Y0CGA | 制造商:Micron Technology Inc 功能描述:512BA/64PS SCSP 1.8 LF MICRON - Trays |
| PF38F5060M0Y0BEA | 功能描述:IC FLASH 512MBIT 133MHZ 105SCSP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:32K (4K x 8) 速度:100kHz，400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) 其它名稱:CAV24C32WE-GT3OSTR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。