- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378071 > PSB7280 (SIEMENS A G) Joint Audio Decoder-Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | PSB7280 |
| 廠商： | SIEMENS A G |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Joint Audio Decoder-Encoder |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 文件頁(yè)數(shù)： | 140/190頁(yè) |
| 文件大小： | 2177K |
| 代理商： | PSB7280 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)當(dāng)前第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)
PSB 7280
Semiconductor Group
140
Data Sheet 1998-07-01
The following steps are executed:
1. The host writes new control block into JADE mailbox using the procedure described
in
Chapter 3.3.2.2
.
2. The host generates an interrupt to the JADE by writing value 31
H
into INH interrupt
status register at address 50
H
.
3. The JADE reads the new control block from the mailbox, resets the INHB bit and
acknowledges the reception by generating an interrupt at INT line to the host by
writing a value 32
H
into IND interrupt status register at address 58
H
.
4. The host may reset the INDB as a reaction to the JADE interrupt. This step is not
mandatory and may be skipped.
Any changes to the current operating mode of the JADE take effect on the next input data
packets, i.e. when a 10 ms frame length is selected, the next 10 ms packet of
uncompressed data will be compressed using the new settings and the next 10 ms
packet of compressed data will be decompressed using the new settings, too.
Due to internal buffering, a three stages pipeline appears in the JADE (input,
compression/decompression, output). Each stage takes as long as determined by the
frame length (default: 10 ms). For that reason, a mode switch affecting the input data of
the JADE has to go through the whole pipeline before the output data reports the new
settings. This results in a delay of three times the frame length (default: 30 ms) between
the host requesting a new mode setting and the JADE delivering the first packet of data
compressed/decompressed with these new settings and reporting the new settings in
the status data block.
To change the control block data, the host must first set the mode to neutral (see MODE
register description below) for at least three frames (default: 30 ms). Although the MODE
word is part of the control block, it can be changed to neutral at any time. The switch to
neutral mode before doing other changes to the control block is required to clear up the
JADE’s pipeline and make sure it does not have to process two different modes at once
in the same pipeline. Following the neutral mode command, the host may transfer the
control block with the new settings.
Some bits in the control block don’t require this procedure (volume change, …). These
are especially indicated in the description of the control block (see below).
See
Figure 44
for the host reading the current status data block from the JADE:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSB8510-1P | Programmable Dialing Circuit |
| PSB8510-1T | Programmable Dialing Circuit |
| PSB8510-6P | Programmable Dialing Circuit |
| PSB8510-6T | Programmable Dialing Circuit |
| PSB8510-xP | Programmable Dialing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSB7280FV3.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PSB7280FV3.1D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PSB7300AGDW | 制造商:Infineon Technologies AG 功能描述: |
| PSB75 | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Single Phase Rectifier Bridges |
| PSB7501 ZDW | 制造商:Lantiq 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。