- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄193533 > SMX55161A-75HKCM (AUSTIN SEMICONDUCTOR INC) 256K X 16 VIDEO DRAM, 75 ns, CDFP64 PDF資料下載
參數(shù)資料
| 型號： | SMX55161A-75HKCM |
| 廠商： | AUSTIN SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | 256K X 16 VIDEO DRAM, 75 ns, CDFP64 |
| 封裝： | CERAMIC, FP-64 |
| 文件頁數(shù)： | 5/64頁 |
| 文件大?。?/td> | 1223K |
| 代理商： | SMX55161A-75HKCM |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
VRAM
SM55161A
Production
Austin Semiconductor, Inc.
AustinSemiconductor,Inc.reservestherighttochangeproductsorspecificationswithoutnotice.
13
SMJ55161A
Rev. 1.6
03/05
write-per-bit
The write-per-bit feature allows masking any combination of
the 16 DQs on any write cycle. The write-per-bit operation is
invoked when WE\ is held low on the falling edge of RAS\. If
WE\ is held high on the falling edge of RAS\, the write opera-
tion is performed without any masking. The SMJ55161A offers
two write-per-bit modes: nonpersistent write-per-bit and per-
sistent write-per-bit.
nonpersistent write-per-bit
When WE\ is low on the falling edge of RAS\, the write mask is
reloaded. A 16-bit binary code (the write-per-bit mask) is input
to the device through the DQ pins and latched on the falling
edge of RAS\. The write-per-bit mask selects which of the 16
I/Os are to be written and which are not. After RAS\ has latched
the on-chip write-per-bit mask, input data is driven onto the DQ
pins and is latched on either the first falling edge of CASx\ or
the falling edge of WE\, whichever occurs later. CASL\ enables
the lower byte (DQ0–DQ7) to be written through the mask and
CASU\ enables the upper byte (DQ8–DQ15) to be written
through the mask. If a data low (write mask = 0) is strobed into
a particular I/O pin on the falling edge of RAS\, data is not
written to that I/O. If a data high (write mask = 1) is strobed into
a particular I/O pin on the falling edge of RAS\, data is written
to that I/O (see Figure 7).
FIGURE 7: Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SMX55161A-80HKCI | 256K X 16 VIDEO DRAM, 80 ns, CDFP64 |
| SN1767K | PANEL MOUNT, CABLE TERMINATED, FEMALE, RF CONNECTOR, CRIMP |
| SN2297K | CABLE TERMINATED, FEMALE, RF CONNECTOR, CRIMP |
| SN54ALS15J-00 | ALS SERIES, TRIPLE 3-INPUT AND GATE, CDIP14 |
| SN54ALS240AFK | ALS SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SMX55161A-80GBI | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:262144 x 16 BIT VRAM MULTIPORT VIDEO RAM |
| SMX55161A-80GBM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:262144 x 16 BIT VRAM MULTIPORT VIDEO RAM |
| SMX55161A-80HKCI | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:262144 x 16 BIT VRAM MULTIPORT VIDEO RAM |
| SMX55161A-80HKCM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:262144 x 16 BIT VRAM MULTIPORT VIDEO RAM |
| SMX55234W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。