- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄193533 > SMX55161A-80HKCI (AUSTIN SEMICONDUCTOR INC) 256K X 16 VIDEO DRAM, 80 ns, CDFP64 PDF資料下載
參數(shù)資料
| 型號： | SMX55161A-80HKCI |
| 廠商： | AUSTIN SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | 256K X 16 VIDEO DRAM, 80 ns, CDFP64 |
| 封裝： | CERAMIC, FP-64 |
| 文件頁數(shù)： | 11/64頁 |
| 文件大?。?/td> | 1223K |
| 代理商： | SMX55161A-80HKCI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
VRAM
SM55161A
Production
Austin Semiconductor, Inc.
AustinSemiconductor,Inc.reservestherighttochangeproductsorspecificationswithoutnotice.
19
SMJ55161A
Rev. 1.6
03/05
DRAM-to-SAM transfer operation
During the DRAM-to-SAM transfer operation, one row
(512 columns) in the DRAM array is selected to be transferred
to the 512-bit serial-data register. The transfer operation is
invoked by TRG\ being brought low and WE\ being held high
on the falling edge of RAS\. The state of DSF, which is latched
on the falling edge of RAS\, determines whether the full-
register-transfer read operation or the split-register-transfer read
operation is performed (see Table 4).
full-register-transfer read
A full-register-transfer read operation loads data from a
selected half of a row in the DRAM into the SAM. TRG\ is
brought low and latched at the falling edge of RAS\. Nine row-
address bits (A0–A8) are also latched at the falling edge of
RAS\ to select one of the 512 rows available for the transfer.
The nine column-address bits (A0– A8) are latched at the first
falling edge of CASx\. Address bits A0–A8 select one of the
SAM’s 512 available tap points from which the serial data is
read out.
A full-register-transfer read can be performed in three ways:
early load, real-time load (or midline load), or late load. Each of
these offers the flexibility of controlling the TRG\ trailing edge
in the full-register-transfer read cycle (see Figure 15).
TABLE 4: SAM Fuction Table
CASx\
FALL
CASx\
1
TRG\
WE\
DSF
RAS\
CASX\
RAS\
CASx\
WE\
Full-register-transfer Read
H
L
H
L
X
Row
Address
Tap
Point
XX
RT
Split-register-transfer Read
H
L
H
X
Row
Address
Tap
Point
X
SRT
MNE
CODE
FUNCTION
RAS\ FALL
ADDRESS
DQ0-DQ15
LEGEND:
X = Don’t Care
1. Logic L is selected when either CASL\ or CASU\ are low.
FIGURE 15: Example of Full-Register-Transfer Read Operations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN1767K | PANEL MOUNT, CABLE TERMINATED, FEMALE, RF CONNECTOR, CRIMP |
| SN2297K | CABLE TERMINATED, FEMALE, RF CONNECTOR, CRIMP |
| SN54ALS15J-00 | ALS SERIES, TRIPLE 3-INPUT AND GATE, CDIP14 |
| SN54ALS240AFK | ALS SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20 |
| SN54HC393W | HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SMX55161A-80HKCM | 制造商:AUSTIN 制造商全稱:Austin Semiconductor 功能描述:262144 x 16 BIT VRAM MULTIPORT VIDEO RAM |
| SMX55234W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SMX55C105KAN240 | 功能描述:多層陶瓷電容器MLCC - 含引線 50volts 1uF 10% X7R High Temp RoHS:否 制造商:AVX 電容:470 pF 容差:10 % 電壓額定值:3 kV 端接類型:Radial 工作溫度范圍: 溫度系數(shù)/代碼:X7R 引線間隔:5.08 mm 產(chǎn)品:Automotive MLCCs 引線類型: |
| SMX57A392KAN120 | 制造商:AVX Corporation 功能描述:CAP HIGH TEMP .0039UF 500V NPO 10% +200C 3LEADS/SIDE - Bulk |
| SMX-5F-QA | 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:Low profile SMD Crystal Pin compatible to several plastic moulded Crystals |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。