FEATURES FUNCTIONAL BLOCK DIAGRAM
PERFORMANCE
30 ns Instruction Cycle Time 33 MIPS Sustained
Performance
Single-Cycle Instruction Execution
Single-Cycle Context Switch
3-Bus Architecture Allows Dual Operand Fetches in
Every Instruction Cycle
Multifunction Instructions
Power-Down Mode Featuring Low CMOS Standby
Power Dissipation with 100 Cycle Recovery from
Power-Down Condition
Low Power Dissipation in Idle Mode
INTEGRATION
ADSP-2100 Family Code Compatible, with Instruction
Set Extensions
80K Bytes of On-Chip RAM, Configured as
16K Words On-Chip Program Memory RAM and
16K Words On-Chip Data Memory RAM
Dual Purpose Program Memory for Both Instruction
and Data Storage
Independent ALU, Multiplier/Accumulator and Barrel
Shifter Computational Units
Two Independent Data Address Generators
Powerful Program Sequencer Provides
Zero Overhead Looping Conditional Instruction
Execution
Programmable 16-Bit Interval Timer with Prescaler
100-Lead TQFP
SYSTEM INTERFACE
16-Bit Internal DMA Port for High Speed Access to
On-Chip Memory (Mode Selectable)
4 MByte Byte Memory Interface for Storage of Data
Tables & Program Overlays
8-Bit DMA to Byte Memory for Transparent Program
and Data Memory Transfers (Mode Selectable)
I/O Memory Interface with 2048 Locations Supports
Parallel Peripherals (Mode Selectable)
Programmable Memory Strobe & Separate I/O Memory
Space Permits “Glueless” System Design
(Mode Selectable)
Programmable Wait State Generation
Two Double-Buffered Serial Ports with Companding
Hardware and AutomatIC Data Buffering
Automatic Booting of On-Chip Program Memory from
Byte-Wide External Memory, e.g., EPROM, or
Through Internal DMA Port
Six External Interrupts
13 Programmable Flag Pins Provide Flexible System
Signaling
UART Emulation through Software SPORT Reconfiguration
ICE-Port?* Emulator Interface Supports Debugging
in Final Systems
GENERAL NOTE
This data sheet represents production grade specifications for
the ADSP-2185 (5 V).
GENERAL DESCRIPTION
The ADSP-2185 is a single-chip microcomputer optimized for
digital signal processing (DSP) and other high speed numeric
processing applications.
The ADSP-2185 combines the ADSP-2100 family base architecture (three computational units, data address generators and
a program sequencer) with two serial ports, a 16-bit internal
DMA port, a byte DMA port, a programmable timer, Flag I/O,
extensive interrupt capabilities and on-chip program and data
memory.
The ADSP-2185 integrates 80K bytes of on-chip memory configured as 16K words (24-bit) of program RAM and 16K words
(16-bit) of data RAM. Power-down circuitry is also provided to
meet the low power needs of battery operated portable equipment. The ADSP-2185 is available in 100-pin TQFP package.
In addition, the ADSP-2185 supports new instructions, which
include bit manipulations—bit set, bit clear, bit toggle, bit test—
new ALU constants, new multiplication instruction (x squared),
biased rounding, result free ALU operations, I/O memory transfers and global interrupt masking, for increased flexibility.
專業(yè)代理，全新到貨，大量現(xiàn)貨歡迎詢問！?。?
質(zhì)優(yōu)價廉，品質(zhì)保證！
批號：13+14+
專業(yè)代理全線產(chǎn)品，優(yōu)勢的進貨渠道，專業(yè)的銷售團隊，一手貨源，全國最低價供應！
為您提供專業(yè)、快捷、可靠的產(chǎn)品
深圳斯普侖科技有限公司
Shenzhen Spring Technology Co.,Ltd
地址：深圳市福田區(qū)振華路122號海外裝飾大廈A座211室
Shenzhen futian district zhenhua road 122 overseas decoration building, room 211, block A, 518031
成先生
電話（Tel）：(+86-755) 8352 1389/ 8350 5153
傳真（Fax）：(+86-755) 8350 2530
郵箱: szspl5@szspl-ic.com
網(wǎng)址：www.szspl-ic.com/ www.splkj.com/