以下是,CY7C401-15DMB,型號(hào):CY7C401-15DMB 廠家:CYPRESS 批號(hào):13+ 封裝:CDIP ,請(qǐng)點(diǎn)擊“詢價(jià)”
-CY7C401-15DMB 型號(hào):CY7C401-15DMB 廠家:CYPRESS 批號(hào):13+ 封裝:CDIP-買賣IC網(wǎng)
CY7C401-15DMB
查看大圖

,CY7C401-15DMB

  • 當(dāng) 前 價(jià): -
  • 最小起訂: -pcs
  • 供貨總量: -pcs
  • 點(diǎn)此詢價(jià)
  • 發(fā) 貨 期: 7 天內(nèi)發(fā)貨
  • 所 在 地: 廣東 深圳市 福田區(qū)
  • 發(fā)布日期: 2014年04月15日
深圳斯普侖科技有限公司進(jìn)入企業(yè)網(wǎng)站查看聯(lián)系方式
  • 聯(lián)系人:成先生 (先生) QQ 2853736351MSN:szspl@msn.cn
  • 電話:0755-83521389/13306526089
  • 傳真:0755-83502530
  • 郵件:2433941092@qq.com
  • 地址:深圳市福田區(qū)振華路122號(hào)海外裝飾大廈A座211室
型號(hào)CY7C401-15DMB廠家CYPRESS
批號(hào)13+封裝CDIP
Features
? 64 x 4 (CY7C401 and CY7C403)
64 x 5 (CY7C402 and CY7C404)
High-speed first-in first-out memory (FIFO)
? Processed with high-speed CMOS for optimum 
speed/power
? 25-MHz data rates
? 50-ns bubble-through time—25 MHz
? Expandable in word width and/or length
? 5-volt power supply ± 10% tolerance, both commercial 
and military
? Independent asynchronous inputs and outputs
? TTL-compatible interface
? Output enable function available on CY7C403 and 
CY7C404
? Capable of withstanding greater than 2001V electrostatIC discharge
? Pin compatible with MMI 67401A/67402A
Functional Description
The CY7C401 and CY7C403 are asynchronous first-in
first-out (FIFOs) organized as 64 four-bit words. The CY7C402
and CY7C404 are similar FIFOs organized as 64 five-bit
words. Both the CY7C403 and CY7C404 have an output enable (OE) function.
The devices accept 4- or 5-bit words at the data input (DI0
 –
DIn
) under the control of the shift in (SI) input. The stored
words stack up at the output (DO0
 – DOn
) in the order they
were entered. A read command on the shift out (SO) input
causes the next to last word to move to the output and all data
shifts down once in the stack. The input ready (IR) signal acts
as a flag to indicate when the input is ready to accept new data
(HIGH), to indicate when the FIFO is full (LOW), and to provide
a signal for a cascading. The output ready (OR) signal is a flag
to indicate the output contains valid data (HIGH), to indicate
the FIFO is empty (LOW), and to provide a signal for cascading.
Parallel expansion for wider words is accomplished by logically ANDing the IR and OR signals to form composite signals.
Serial expansion is accomplished by tying the data inputs of
one device to the data outputs of the previous device. The IR
pin of the receiving device is connected to the SO pin of the
sending device, and the OR pin of the sending device is connected to the SI pin of the receiving device.
Reading and writing operations are completely asynchronous,
allowing the FIFO to be used as a buffer between two digital
machines of widely  differing operating frequencies. The
25-MHz operation makes these FIFOs ideal for high-speed
communication and controller applications.
專業(yè)代理,全新到貨,大量現(xiàn)貨歡迎詢問?。?! 質(zhì)優(yōu)價(jià)廉,品質(zhì)保證! 批號(hào):13+14+ 專業(yè)代理全線產(chǎn)品,優(yōu)勢的進(jìn)貨渠道,專業(yè)的銷售團(tuán)隊(duì),一手貨源,全國最低價(jià)供應(yīng)! 為您提供專業(yè)、快捷、可靠的產(chǎn)品 深圳斯普侖科技有限公司 Shenzhen Spring Technology Co.,Ltd 地址:深圳市福田區(qū)振華路122號(hào)海外裝飾大廈A座211室 Shenzhen futian district zhenhua road 122 overseas decoration building, room 211, BLOCK A, 518031 成先生 電話(Tel):(+86-755) 8352 1389/ 8350 5153 傳真(Fax):(+86-755) 8350 2530 郵箱: szspl5@szspl-ic.com 網(wǎng)址:www.szspl-ic.com/ www.splkj.com/
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
圖文
免責(zé)聲明: 以上所展示的信息由企業(yè)自行提供,內(nèi)容的真實(shí)性、準(zhǔn)確性和合法性由發(fā)布企業(yè)負(fù)責(zé)。買賣IC網(wǎng)對(duì)此不承擔(dān)任何保證責(zé)任。
以上是,CY7C401-15DMB,型號(hào):CY7C401-15DMB 廠家:CYPRESS 批號(hào):13+ 封裝:CDIP的信息
由北京輝創(chuàng)互動(dòng)信息技術(shù)有限公司獨(dú)家運(yùn)營
粵ICP備14064281號(hào) 客服群:4031849 交流群:4031839 商務(wù)合作:QQ 775851086