產(chǎn)品概述
The SN74LVC1G74DCUR is a single positive-edge-triggered D-type Flip-flop is designed for 1.65 to 5.5V VCC operation. A low level at the preset (PRE\) or clear (CLR\) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. This devICe is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
Supports down translation to VCC
±24mA Output drive at 3.3V
Ioff Supports live insertion, partial-power-down mode and back-drive protection
Latch-up performance exceeds 100mA per JESD 78, class II
Green product and no Sb/Br
應(yīng)用
通信與網(wǎng)絡(luò), 電機驅(qū)動與控制, 消費電子產(chǎn)品
產(chǎn)品信息
邏輯系列/標(biāo)號: 74LVC1G74 觸發(fā)類型: D 傳播延遲時間: 6.1ns 頻率: 200MHz 輸出電流: 32mA 封裝類型: VSSOP 針腳數(shù): 8引腳 觸發(fā)類型: 上升沿 芯片輸出類型: CMOS 電源電壓最小值: 1.65V 電源電壓最大值: 5.5V 邏輯芯片系列: 74LVC 邏輯芯片標(biāo)號: 741G74 工作溫度最小值: -40°C 工作溫度最高值: 125°C 產(chǎn)品范圍: - 汽車質(zhì)量標(biāo)準(zhǔn): - MSL: MSL 1 -無限制
免責(zé)聲明： 以上所展示的信息由企業(yè)自行提供，內(nèi)容的真實性、準(zhǔn)確性和合法性由發(fā)布企業(yè)負(fù)責(zé)。買賣IC網(wǎng)對此不承擔(dān)任何保證責(zé)任。
以上是，SN74LVC1G74DCUR正品保障公司現(xiàn)貨量大從優(yōu)，品牌:TI 型號:SN74LVC1G74DCUR的信息