IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
參數(shù)資料
型號(hào): IDT72V243L7-5PF
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 25/45頁
文件大?。?/td> 0K
描述: IC FIFO 2048X18 7-5NS 80QFP
標(biāo)準(zhǔn)包裝: 5
系列: 72V
功能: 異步,同步
存儲(chǔ)容量: 36.8K(2K x 18)
數(shù)據(jù)速率: 133MHz
訪問時(shí)間: 5ns
電源電壓: 3.15 V ~ 3.45 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-TQFP(14x14)
包裝: 托盤
其它名稱: 72V243L7-5PF
31
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
FEBRUARY 11, 2009
tRTS
tENH
4666 drw16
tA
tENS
Wx
WCLK
RCLK
REN
RT
EF(1)
PAF
HF
PAE
Q0 - Qn
tSKEW2
12
1
W3(3)
tPAFS
tHF
tPAES
Wx+1
2
W4
WEN
tENS
tENH
tA
3
tA
W1(3)
W2(3)
NOTES:
1. If the part is empty at the point of Retransmit, the Empty Flag (
EF) will be updated based on RCLK (Retransmit clock cycle). Valid data will also appear on the output.
2.
OE = LOW: enables data to be read on outputs Q0-Qn.
3. W1 = first word written to the FIFO after Master Reset, W2 = second word written to the FIFO after Master Reset.
4. No more than D - 2 may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore,
FF will be HIGH throughout the Retransmit setup procedure.
If x18 Input or x18 Output bus Width is selected, D = 512 for the IDT72V223, 1,024 for the IDT72V233, 2,048 for the IDT72V243, 4,096 for the IDT72V253, 8,192 for the IDT72V263,
16,384 for the IDT72V273, 32,768 for the IDT72V283 and 65,536 for the IDT72V293.
If both x9 Input and x9 Output bus Widths are selected, D = 1,024 for the IDT72V223, 2,048 for the IDT72V233, 4,096 for the IDT72V243, 8,192 for the IDT72V253, 16,384
for the IDT72V263, 32,768 for the IDT72V273, 65,536 for the IDT72V283 and 131,072 for the IDT72V293.
5. There must be at least two words written to and read from the FIFO before a Retransmit operation can be invoked.
6. RM is set LOW during
MRS.
Figure 13. Zero Latency Retransmit Timing (IDT Standard Mode)
相關(guān)PDF資料
PDF描述
MS27472T8A35P CONN RCPT 6POS WALL MNT W/PINS
VI-2ND-IW-F4 CONVERTER MOD DC/DC 85V 100W
IDT72V243L7-5BC IC FIFO 2048X18 7-5NS 100BGA
VI-J1X-MX-S CONVERTER MOD DC/DC 5.2V 75W
VI-2ND-IW-F3 CONVERTER MOD DC/DC 85V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V243L7-5PF8 功能描述:IC FIFO 2048X18 7-5NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V243L7-5PFGI 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 2048X18 7-5NS 80QFP
IDT72V243L7-5PFGI8 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 2048X18 7-5NS 80QFP
IDT72V243L7-5PFI 功能描述:IC FIFO 2048X18 7-5NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V245L10PF 功能描述:IC FIFO SYNC 4KX18 10NS 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF