參數(shù)資料
型號: VP1040
廠商: Texas Instruments, Inc.
元件分類: CAN
英文描述: LOW-POWER CAN TRANSCEIVER WITH BUS WAKE-UP
中文描述: 低功耗的CAN收發(fā)器總線喚醒
文件頁數(shù): 17/23頁
文件大?。?/td> 478K
代理商: VP1040
www.ti.com
75% SAMPLE POINT
500 mV Threshold
900 mV Threshold
ALLOWABLE JITTER
NOISE MARGIN
NOISE MARGIN
RECEIVER DETECTION WINDOW
W
120
W
120
CANH
CANL
TMS320LF243
SN65HVD1040
D
R
STB
SPLIT
CANTX
CANRX
Sensor, Actuator, or Control
Equipment
TMS320LF243
D
R
0.1
m
F
Vcc
GND
STB
CANTX
CANRX
Sensor, Actuator, or Control
Equipment
TMS320LF2407A
SN65HVD230
D
R
Rs
Vref
CANTX
CANRX
Sensor, Actuator, or Control
Equipment
5 V
0.1
m
F
Vcc
GND
5 V
0.1
m
F
Vcc
GND
3.3 V
Stub Lines -- 0.3 m max
Bus Lines -- 40 m max
SN65HVD1040
SPLIT
SN65HVD1040
SLLS631B–MARCH 2007–REVISED APRIL 2007
Figure 24. Typical CAN Differential Signal Eye-Pattern
An eye pattern is a useful tool for measuring overall signal quality. As displayed in
Figure 25
, the differential
signal changes logic states in two places on the display, producing an “eye.” Instead of viewing only one logic
crossing on the scope, an entire “bit” of data is brought into view. The resulting eye pattern includes all of the
effects of systemic and random distortion, and displays the time during which a signal may be considered valid.
The height of the eye above or below the receiver threshold voltage level at the sampling point is the noise
margin of the system. Jitter is typically measured at the differential voltage zero-crossing during the logic state
transition of a signal. Note that jitter present at the receiver threshold voltage level is considered by some to be a
more effective representation of the jitter at the input of a receiver.
As the sum of skew and noise increases, the eye closes and data is corrupted. Closing the width decreases the
time available for accurate sampling, and lowering the height enters the 900 mV or 500 mV threshold of a
receiver.
Different sources induce noise onto a signal. The more obvious noise sources are the components of a
transmission circuit themselves; the signal transmitter, traces and cables, connectors, and the receiver. Beyond
that, there is a termination dependency, cross-talk from clock traces and other proximity effects, V
CC
and ground
bounce, and electromagnetic interference from near-by electrical equipment.
The balanced receiver inputs of the HVD1040 mitigate most all sources of signal corruption, and when used with
a quality shielded twisted-pair cable, help insure data integrity.
Figure 25. Typical HVD1040 Application
17
Submit Documentation Feedback
相關PDF資料
PDF描述
VP1058 8-BIT, 25MHz, VIDEO FLASH ADC (SINGLE + 5V SUPPLY)
VP1058FCGHPAS 8-BIT, 25MHz, VIDEO FLASH ADC (SINGLE + 5V SUPPLY)
VP1058FCGDPAS 8-BIT, 25MHz, VIDEO FLASH ADC (SINGLE + 5V SUPPLY)
VP1058FCGDGAS 8-BIT, 25MHz, VIDEO FLASH ADC (SINGLE + 5V SUPPLY)
VP1106N2 PT 19C 19#20 PIN PLUG
相關代理商/技術參數(shù)
參數(shù)描述
VP-10402 功能描述:基本/快動開關 V BASIC SW RoHS:否 制造商:Omron Electronics 觸點形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級:IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel
VP1058 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-BIT, 25MHz, VIDEO FLASH ADC (SINGLE + 5V SUPPLY)
VP1058E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 8-Bit
VP1058FCGDGAS 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-BIT, 25MHz, VIDEO FLASH ADC (SINGLE + 5V SUPPLY)
VP1058FCGDPAS 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-BIT, 25MHz, VIDEO FLASH ADC (SINGLE + 5V SUPPLY)