參數(shù)資料
型號: LK2320-9RD3
廠商: POWER-ONE INC
元件分類: 電源模塊
英文描述: 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE
封裝: HEAT SINK, METAL, CASE K02, MODULE
文件頁數(shù): 2/26頁
文件大?。?/td> 1027K
代理商: LK2320-9RD3
Cassette Style
AC-DC Converters
K Series
Edition 5/5.2000
10/26
0
t
0
Inhibit
1
0.1
1
Uo/Uo nom
tr
tf
06001
Fig. 15
Output response as a function of inhibit control
Auxiliary Functions
i Inhibit for Remote On and Off
Note: With open i input: Output is disabled (
Uo = off).
The outputs of the module may be enabled or disabled by
means of a logic signal (TTL, CMOS, etc.) applied between
the inhibit input i and the negative pin of output 1 (Vo1–). In
systems with several units, this feature can be used, for ex-
ample, to control the activation sequence of the converters.
If the inhibit function is not required, connect the inhibit pin
18 to pin 14 to enable the outputs (active low logic, fail
safe). For output response refer to:
Hold-up Time and Out-
put Response.
Vi+
Vi–
Vo–
i
Vo+
Iinh
Uinh
06031
1.6
0.8
0
–0.8
–50
Uinh [V]
Iinh [mA]
–30
0
–10
10
30
50
2.0
1.2
0.4
–0.4
Uinh = 0.8 V
Uo = on
Uo = off
Uinh = 2.4 V
06032
Fig. 13
Definition of Uinh and Iinh.
Fig. 14
Typical inhibit current Iinh versus inhibit voltage Uinh
Table 5: Inhibit characteristics
Characteristic
Conditions
min
typ
max Unit
Uinh Inhibit
Uo = on
Ui min…Ui max
–50
0.8
V
voltage
Uo = off
2.4
50
Iinh
Inhibit current
Uinh = 0
–400
A
tr
Rise time
30
ms
tf
Fall time
depending on
Io
Sense Lines
(Only for single output units 5.1 V, 12 V, 15 V, 24 V)
This feature enables for compensation of voltage drops
across the connector contacts and if necessary, across the
load lines. If the sense lines are connected at the load
rather than directly at the connector, the user should ensure
that
Uo max (between Vo1+ and Vo1–) is not exceeded. We
recommend connecting the sense lines directly at the fe-
male connector.
For further information, please refer to:
Application Notes .
To ensure correct operation, both sense lines (S+ and S–)
should be connected to their respective power outputs
(Vo1+ and Vo1–) and the voltage difference between any
sense line and its respective power output pin (as meas-
ured on the connector) should not exceed the following val-
ues:
Table 6: Maximum Voltage compensation allowed using
sense lines
Output
Total voltage difference
Voltage difference
voltage
between sense lines and
between
their respective outputs
Vo– and S–
5.1 V
<0.5 V
<0.25 V
12 V, 15 V
<1.0 V
<0.25 V
If the output voltages are increased above
Uo nom via R-in-
put control, option P setting, remote sensing or option T, the
output currents must be reduced accordingly so that
Po nom is not exceeded.
Important: The output terminals Vo1+ and Vo1– must
always be connected to the load before connecting the
sense lines S+ and S–, otherwise the unit will be dam-
aged.
相關(guān)PDF資料
PDF描述
LK2320-9RD9B2 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE
LK2540-7D7TB2 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE
LK2540-7EPD9T 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE
LK2540-7ET 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE
LK2540-9D8 2-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC9572XL-5VQ44C 功能描述:IC CPLD 72 MCELL C-TEMP 44-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:XC9500XL 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤
XC9572XL-5VQ44I 制造商:XILINX 制造商全稱:XILINX 功能描述:XC9572XL High Performance CPLD
XC9572XL-5VQ64C 功能描述:IC CPLD 72 MCELL C-TEMP 64-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:XC9500XL 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤
XC9572XL-5VQ64C0167 制造商:Xilinx 功能描述:
XC9572XL-5VQ64C0768 制造商:Xilinx 功能描述: