- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2121 > XRT91L80IB-F (Exar Corporation)IC TXRX SONET/SDH 4BIT 196STBGA PDF資料下載
參數(shù)資料
| 型號： | XRT91L80IB-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 9/46頁 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH 4BIT 196STBGA |
| 產(chǎn)品變化通告： | XRT91L80IB Obsolescence 6/Sept/2010 |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 類型： | 收發(fā)器 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 196-STBGA（12x12） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
xr
XRT91L80
REV. 1.0.0
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
15
2.2
Receive Clock and Data Recovery
The clock and data recovery unit accepts the high speed NRZ serial data from the differential CML receiver
and generates a clock that is the same frequency as the incoming data. The clock recovery utilizes the
REFCLKP/N to train and monitor its clock recovery PLL. Initially upon startup, the PLL locks to the local
reference clock within ±500 ppm. Once this is achieved, the PLL then attempts to lock onto the incoming
receive data stream. Whenever the recovered clock frequency deviates from the local reference clock
frequency by more than approximately ±500 ppm, the clock recovery PLL will switch and lock back onto the
local reference clock. When this condition occurs the PLL will declare Loss of Lock and the LOCKDET_CDR
signal will be pulled "Low." Whenever a Loss of Lock/Loss of Signal Detection (LOSD) event occurs, the CDR
will continue to supply a receive clock (based on the local reference clock) to the upstream framer device. A
Loss of Lock condition will also be declared when the external SDEXT becomes inactive. When the SDEXT is
de-asserted by the optical module and LOSDMUTE is enabled, receive parallel data output will be forced to a
logic zero state for the entire duration that a LOSD condition is detected. This acts as a receive data mute upon
LOSD function to prevent random noise from being misinterpreted as valid incoming data. When SDEXT
becomes active and the recovered clock is determined to be within ±500 ppm accuracy with respect to the
local reference source, the clock recovery PLL will switch and lock back onto the incoming receive data stream
and the lock detect output (LOCKDET_CDR) will go active. Table 3 specifies the Clock and Data Recovery Unit
performance characteristics.
TABLE 3: CLOCK AND DATA RECOVERY UNIT PERFORMANCE
Jitter specification is defined using a 12kHz to 20MHz appropriate SONET/SDH filter.
1Required to meet SONET output frequency stability requirements.
2.3
External Signal Detection
XRT91L80 supports external Signal Detection (SDEXT). The external Signal Detect function is supported by
the SDEXT input. This input is coming from the optical module through an output usually called “SD” or “FLAG”
which indicates the lack or presence of optical power. Depending on the manufacturer of these devices, the
polarity of this signal can be either active "Low" or active "High." The SDEXT and POLARITY inputs are
Exclusive OR’ed to generate the external LOSDET signal, internal Loss of Signal Detect (LOSD) declaration
and Mute upon LOSD control signal. Whenever an external SD is absent, the XRT91L80 will automatically
output a high level signal on the LOSDET output pin as well as update the control registers whenever the host
mode serial microprocessor interface feature is active. If LOSDMUTE is enabled, it will force the receive
parallel data output to a logic state "0" for the entire duration that a LOSD condition is declared. This acts as a
receive data mute upon LOSD function to prevent random noise from being misinterpreted as valid incoming
data. Table 4 specifies SDEXT declaration polarity settings.
NAME
PARAMETER
MIN
TYP
MAX
UNITS
REFDUTY
Reference clock duty cycle
45
55
%
REFTOL
Reference clock frequency tolerance1
-20
+20
ppm
OCLKJIT
Clock output jitter generation with 77.76 MHz reference clock
3.5
5.0
mUIrms
OCLKJIT
Clock output jitter generation with 155.52 MHz reference clock
3.7
5.0
mUIrms
TOLJIT
Input jitter tolerance with 1 MHz < f < 20 MHz PRBS pattern
0..35
0.5
UI
OCLKFREQ
Frequency output
2.488
2.667
GHz
OCLKDUTY
Clock output duty cycle
45
55
%
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZSD100N8TA | IC DRIVER SIREN 8-SOIC |
| ZXCD1210JB16TA | IC AMP AUDIO CLASS D 16QFN |
| ZXFV203N14TC | IC AMP VIDEO CFA 3CHAN 14SOIC |
| 020189 | FAN 115VAC 254X89MM CLE2T2 |
| 020191 | FAN 230VAC 254X89MM CLE3T2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT91L81 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L81IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82ES | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| XRT91L82IB | 功能描述:總線收發(fā)器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。