參數(shù)資料
型號: μPD70F3008
廠商: NEC Corp.
英文描述: 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器)
中文描述: 16/32位單片機微控制器(16/32位單片微控制器)
文件頁數(shù): 134/141頁
文件大?。?/td> 374K
代理商: ΜPD70F3008
APPENDIX A INSTRUCTION MNEMONIC (IN ALPHABETICAL ORDER)
122
Table A-1. Instruction Mnemonic (in alphabetical order) (7/7)
Instruction
Mnemonic
Operand
Format
CY
OV
S
Z
SAT
Instruction Function
ST.W
reg2, disp16 [reg1]
VII
Word store. Adds the 16-bit displacement, sign-
extended to word length, to the data of reg1 to
generate a 32-bit address, and stores the word
data of reg2 to the generated 32-bit address with
bits 0 and 1 masked to 0.
STSR
regID, reg2
IX
Stores contents of system register. Stores the
contents of a system register specified by regID
to reg2.
SUB
reg1, reg2
I
*
*
*
*
Subtract. Subtracts the word data of reg1 from
the word data of reg2, and stores the result to
reg2.
SUBR
reg1, reg2
I
*
*
*
*
Subtract reverse. Subtracts the word data of reg2
from the word data of reg1, and stores the result
to reg2.
TRAP
vector
X
Software trap. Saves the return PC and PSW to
EIPC and EIPSW, respectively; sets the excep-
tion code (EICC of ECR) and the flags of the
PSW (EP and ID flags); jumps to the address of
the trap handler corresponding to the trap vector
specified by vector number (0 to 31), and starts
exception processing.
TST
reg1, reg2
I
0
*
*
Test. ANDs the word data of reg2 with the word
data of reg1. The result is not stored, and only
the flags are changed.
TST1
bit#3, disp16 [reg1]
VIII
*
Bit test. Adds the data of reg1 to a 16-bit
displacement, sign-extended to word length, to
generate a 32-bit address. Performs the test on
the bit, specified by the 3-bit field “bbb”, at the
byte data location referenced by the generated
address. If the specified bit is 0, the Z flag is set
to 1; if the bit is 1, the Z flag is reset to 0. The
byte data, including the specified bit, is not
affected.
XOR
reg1, reg2
I
0
*
*
Exclusive OR. Exclusively ORs the word data of
reg2 with the word data of reg1, and stores the
result to reg2.
XORI
imm16, reg1, reg2
VI
0
*
*
Exclusive OR immediate. Exclusively ORs the
word data of reg1 with a 16-bit immediate data,
zero-extended to word length, and stores the
result to reg2.
相關PDF資料
PDF描述
μPD70F3008Y 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器)
μPD70F3015GC-17-8ED 32 Bit RISC Microcontrollers(32位RISC微控制器)
μPD70F3015YGC-17-8ED 32 Bit RISC Microcontrollers(32位RISC微控制器)
μPD70F3017GC-17-8ED 32 Bit RISC Microcontrollers(32位RISC微控制器)
μPD70F3017S2-17-YJC 32 Bit RISC Microcontrollers(32位RISC微控制器)
相關代理商/技術參數(shù)
參數(shù)描述
PD70F3559 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F3560 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F3561 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F3564 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F40 制造商:SANREX 制造商全稱:SanRex Corporation 功能描述:THRISTOR MODULE