
74
CHAPTER 4 INSTRUCTION SET
Instruction
Group
Clock
Flag
Mnemonic
Operands
Byte
Operation
Note 1
Note 2
Z AC CY
16-Bit
ADDW
AX,#word
3
6+3n
–
AX,CY
←
AX+word
×
×
×
Operation
SUBW
AX,#word
3
6+3n
–
AX,CY
←
AX–word
×
×
×
CMPW
AX,#word
3
6+3n
–
AX–word
×
×
×
Multiply/
MULU
X
2
16+2n
–
AX
←
A
×
X
divide
DIVUW
C
2
25+2n
–
AX (quotient), C (remainder)
←
AX
÷
C
Increment/
INC
r
1
2+n
–
r
←
r+1
×
×
decrement
saddr
2
4+2n
6+2n
(saddr)
←
(saddr)+1
×
×
DEC
r
1
2+n
–
r
←
r–1
×
×
saddr
2
4+2n
6+2n
(saddr)
←
(saddr)–1
×
×
INCW
rp
1
4+n
–
rp
←
rp+1
DECW
rp
1
4+n
–
rp
←
rp–1
Rotate
ROR
A,1
1
2+n
–
(CY, A
7
←
A
0
, A
m–1
←
A
m
)
×
1
×
ROL
A,1
1
2+n
–
(CY, A
0
←
A
7
, A
m+1
←
A
m
)
×
1
×
RORC
A,1
1
2+n
–
(CY
←
A
0
, A
7
←
CY, A
m–1
←
A
m
)
×
1
×
ROLC
A,1
1
2+n
–
(CY
←
A
7
, A
0
←
CY, A
m+1
←
A
m
)
×
1
×
ROR4
[HL]
2
10+2n
12+3n+m
A
3–0
←
(HL)
3–0
, (HL)
7–4
←
A
3–0
,
(HL)
3–0
←
(HL)
7–4
ROL4
[HL]
2
10+2n
12+3n+m
A
3–0
←
(HL)
7–4
, (HL)
3–0
←
A
3–0
,
(HL)
7–4
←
(HL)
3–0
BCD
ADJBA
2
4+2n
–
Decimal Adjust Accumulator after Addition
×
×
×
Adjust
ADJBS
2
4+2n
–
Decimal Adjust Accumulator after Subtract
×
×
×
Bit
MOV1
CY,saddr.bit
3
6+3n
7+3n
CY
←
(saddr.bit)
×
Manipulation
CY,sfr.bit
3
–
7+3n
CY
←
sfr.bit
×
CY,A.bit
2
4+2n
–
CY
←
A.bit
×
CY,PSW.bit
3
–
7+3n
CY
←
PSW.bit
×
CY,[HL].bit
2
6+2n
7+3n
CY
←
(HL).bit
×
saddr.bit,CY
3
6+3n
8+3n
(saddr.bit)
←
CY
sfr.bit,CY
3
–
8+3n
sfr.bit
←
CY
A.bit,CY
2
4+2n
–
A.bit
←
CY
PSW.bit,CY
3
–
8+3n
PSW.bit
←
CY
×
×
[HL].bit,CY
2
6+2n
8+3n+m
(HL).bit
←
CY
Notes 1.
When the internal high-speed RAM area is accessed or in the instruction with no data access.
2.
When an area except the internal high-speed RAM area is accessed.
Remarks 1.
1 instruction clock cycle is 1 CPU clock cycle (f
CPU
) selected by the processor clock control register
(PCC).
2.
n indicates the number of waits per byte when the external memory expansion area is read or fetched.
3.
m indicates the number of waits when the external memory expansion area is written to.