24
LIST OF FIGURES (4/9)
Figure No.
Title
Page
10-14
10-15
10-16
10-17
10-18
10-19
10-20
10-21
8-Bit Timer Control Register Settings for PWM Output Operation .......................................... 264
PWM Output Operation Timing (Active High Setting)............................................................... 265
PWM Output Operation Timings (CRn0 = 00H, Active High Setting)...................................... 265
PWM Output Operation Timings (CRn0 = FFH, Active High Setting) ..................................... 266
PWM Output Operation Timings (CRn0 Changing, Active High Setting) ................................ 266
8-bit Timer Registers 5 and 6 Start Timings ............................................................................. 267
External Event Counter Operation Timings............................................................................... 267
Timings after Compare Register Change during Timer Count Operation ............................... 268
11-1
11-2
11-3
Watch Timer Block Diagram ...................................................................................................... 271
Timer Clock Select Register 2 Format ...................................................................................... 272
Watch Timer Mode Control Register Format ............................................................................ 273
12-1
12-2
12-3
Watchdog Timer Block Diagram ................................................................................................ 277
Timer Clock Select Register 2 Format ...................................................................................... 279
Watchdog Timer Mode Register Format ................................................................................... 280
13-1
13-2
13-3
13-4
Remote Controlled Output Application Example....................................................................... 283
Clock Output Control Circuit Block Diagram ............................................................................. 284
Timer Clock Select Register 0 Format ...................................................................................... 286
Port Mode Register 3 Format..................................................................................................... 287
14-1
14-2
14-3
Buzzer Output Control Circuit Block Diagram........................................................................... 289
Timer Clock Select Register 2 Format ...................................................................................... 291
Port Mode Register 3 Format..................................................................................................... 292
15-1
15-2
15-3
15-4
15-5
15-6
15-7
15-8
15-9
15-10
15-11
15-12
A/D Converter Block Diagram .................................................................................................... 294
A/D Converter Mode Register Format ....................................................................................... 297
A/D Converter Input Select Register Format ............................................................................ 298
External Interrupt Mode Register 1 Format............................................................................... 299
A/D Converter Basic Operation.................................................................................................. 301
Relationships between Analog Input Voltage and A/D Conversion Result ............................. 302
A/D Conversion by Hardware Start............................................................................................ 303
A/D Conversion by Software Start ............................................................................................. 304
Example of Method of Reducing Current Consumption in Standby Mode .............................. 305
Analog Input Pin Disposition ...................................................................................................... 306
A/D Conversion End Interrupt Request Generation Timing ..................................................... 307
Handling of AV
DD
Pin .................................................................................................................. 307
16-1
16-2
16-3
D/A Converter Block Diagram .................................................................................................... 310
D/A Converter Mode Register Format ....................................................................................... 312
Use Example of Buffer Amplifier................................................................................................ 314