29
LIST OF FIGURES (7/8)
Figure No.
Title
Page
20-4
20-5
Real-time Output Port Mode Register Format ..................................................................................
Real-time Output Port Control Register Format................................................................................
474
475
21-1
21-2
21-3
21-4
21-5
21-6
21-7
21-8
21-9
21-10
21-11
21-12
21-13
21-14
21-15
21-16
21-17
21-18
21-19
21-20
21-21
Basic Configuration of Interrupt Function .........................................................................................
Interrupt Request Flag Register Format ...........................................................................................
Interrupt Mask Flag Register Format ................................................................................................
Priority Specify Flag Register Format ...............................................................................................
External Interrupt Mode Register 0 Format ......................................................................................
External Interrupt Mode Register 1 Format ......................................................................................
Sampling Clock Select Register Format ...........................................................................................
Noise Elimination Circuit Input/Output Timing (During Rising Edge Detection) ................................
Program Status Word Format ...........................................................................................................
Flowchart from the Time a Non-maskable Interrupt Request Is Generated Until It Is Received ......
Non-Maskable Interrupt Request Acknowledge Timing ....................................................................
Non-Maskable Interrupt Request Acknowledge Operation ...............................................................
Interrupt Request Acknowledge Processing Algorithm .....................................................................
Interrupt Request Acknowledge Timing (Minimum Time) .................................................................
Interrupt Request Acknowledge Timing (Maximum Time) ................................................................
Multiple Interrupt Example ................................................................................................................
Interrupt Request Hold......................................................................................................................
Basic Configuration of Test Function ................................................................................................
Format of Interrupt Request Flag Register 1L ..................................................................................
Format of Interrupt Mask Flag Register 1L .......................................................................................
Key Return Mode Register Format ...................................................................................................
480
483
484
485
486
487
488
489
490
492
492
493
495
496
496
499
501
502
503
503
504
22-1
22-2
22-3
22-4
22-5
22-6
22-7
Memory Map When Using External Device Expansion Function .....................................................
Memory Expansion Mode Register Format ......................................................................................
Memory Size Switching Register Format..........................................................................................
Instruction Fetch from External Memory ...........................................................................................
External Memory Read Timing .........................................................................................................
External Memory Write Timing..........................................................................................................
External Memory Read Modify Write Timing.....................................................................................
506
508
509
511
512
513
514
23-1
23-2
23-3
23-4
23-5
Oscillation Stabilization Time Select Register Format ......................................................................
HALT Mode Clear upon Interrupt Request Generation.....................................................................
HALT Mode Release by RESET Input ..............................................................................................
STOP Mode Release by Interrupt Request Generation....................................................................
Release by STOP Mode RESET Input .............................................................................................
516
518
519
521
522
24-1
24-2
24-3
24-4
Block Diagram of Reset Function .....................................................................................................
Timing of Reset Input by RESET Input .............................................................................................
Timing of Reset due to Watchdog Timer Overflow............................................................................
Timing of Reset Input in STOP Mode by RESET Input.....................................................................
523
524
524
524