- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67307 > 10020EV8-4F (NXP SEMICONDUCTORS) ECL programmable array logic PDF資料下載
參數(shù)資料
| 型號： | 10020EV8-4F |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | PLD |
| 英文描述： | ECL programmable array logic |
| 中文描述： | OT PLD, 4.7 ns, CDIP24 |
| 封裝： | 0.300 INCH, CERAMIC, DIP-24 |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 140K |
| 代理商： | 10020EV8-4F |
Philips Semiconductors Programmable Logic Devices
Product specification
10H20EV8/10020EV8
ECL programmable array logic
October 22, 1993
126
LOGIC PROGRAMMING
The 10H20EV8/10020EV8 is fully supported
by industry standard (JEDEC compatible)
PLD CAD tools, including Philips
Semiconductors SNAP design software
package. ABEL
and CUPL design
software packages also support the
10H20EV8/10020EV8.
All packages allow Boolean and state
equation entry formats. SNAP, ABEL and
CUPL also accept, as input, schematic
capture format.
10H20EV8/10020EV8 logic designs can also
be generated using the program table entry
format detailed on the following page. This
program table entry format is supported by
SNAP only.
To implement the desired logic functions, the
state of each logic variable from logic
equations (I, F, Q, etc.) is assigned a symbol.
The symbols for TRUE, COMPLEMENT,
INACTIVE, PRESET, etc., are defined below.
“AND” ARRAY – (I), (F), (Qp)
I, F, Q
P, D, AP, AR
I, F, Q
STATE
INACTIVE1, 2
CODE
O
STATE
CODE
H
STATE
CODE
L
STATE
CODE
–
I, F, Q
DON’T CARE
I, F, Q
P, D, AP, AR
I, F, Q
P, D, AP, AR
I, F, Q
P, D, AP, AR
I, F, Q
NOTES:
1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
2. Any gate (P, D, AP, AR) will be unconditionally inhibited if any one of the I, F or Q link pairs is left intact.
OUTPUT MACROCELL CONFIGURATIONS
OUTPUT MACROCELL CONFIGURATION
CONTROL WORD
FUSE
POLARITY FUSE
Registered Output, Active-HIGH
D
H
Registered Output, Active-LOW
D1
L1
Combinatorial I/O, Active-HIGH
B
H
Combinatorial I/O, Acitve-LOW
B
L
NOTE:
1. This is the initial (unprogrammed) state of the device.
PROGRAMMING AND
SOFTWARE SUPPORT
Refer to Section 9
(Development Software)
and Section 10
(Third-party Programmer/
Software Support) of the 1992 PLD Data
Handbook for additional information.
ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 10H20EV8 | ECL programmable array logic |
| 12062R824M7BB0G | 1 FUNCTIONS, 16 V, FEED THROUGH CAPACITOR |
| 12062R824M7BA0G | 1 FUNCTIONS, 16 V, FEED THROUGH CAPACITOR |
| 12062R824M7B20G | 1 FUNCTIONS, 16 V, FEED THROUGH CAPACITOR |
| 12062R824K7BB0G | 1 FUNCTIONS, 16 V, FEED THROUGH CAPACITOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 10020EV8-6A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fuse-Programmable PLD |
| 10020R-40-24 | 功能描述:FT 5000 - Interface, LonWorks Evaluation Board 制造商:echelon corporation 系列:- 零件狀態(tài):過期 主要用途:接口，LonWorks 嵌入式:- 使用的 IC/零件:FT 5000 主要屬性:雙絞線 輔助屬性:- 所含物品:2 個板 標(biāo)準(zhǔn)包裝:1 |
| 10020R-40-27 | 功能描述:PL 3150, PL 3170 - Interface, LonWorks Evaluation Board 制造商:echelon corporation 系列:- 零件狀態(tài):有效 主要用途:接口，LonWorks 嵌入式:- 使用的 IC/零件:PL 3150，PL 3170 主要屬性:電源線 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| 10021 | 功能描述:ME ORION(BASE ON ARDUINO UNO) V1 制造商:makeblock co., ltd. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| 100-21 | 制造商:HITEC 功能描述:VERNIER CALIPER POCKET 制造商:HITEC 功能描述:VERNIER CALIPER, POCKET |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。