參數(shù)資料
型號: 1032E-100LT
廠商: Lattice Semiconductor Corporation
英文描述: Shielded Paired Cable; Number of Conductors:50; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:25; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes
中文描述: 高密度可編程邏輯
文件頁數(shù): 8/16頁
文件大?。?/td> 212K
代理商: 1032E-100LT
8
Specifications
ispLSI and pLSI 1032E
Internal Timing Parameters
1
UE0E0FR
0.2
6.8
NWEGS
0.4
GRP Delay, 32 GLB Loads
t
iobp
t
iolat
t
iosu
t
ioh
t
ioco
t
ior
t
din
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
Table 2-0036B/1032E
Inputs
UNITS
-80
MIN.
-70
MIN.
MAX.
MAX.
DESCRIPTION
#
2
PARAM.
22 I/O Register Bypass
23 I/O Latch Delay
24 I/O Register Setup Time before Clock
25 I/O Register Hold Time after Clock
26 I/O Register Clock to Out Delay
27 I/O Register Reset to Out Delay
28 Dedicated Input Delay
ns
ns
ns
ns
ns
ns
ns
t
grp32
GLB
t
4ptbpc
t
4ptbpr
33
ns
t
1ptxor
t
20ptxor 37 20 Prod. Term/XOR Path Delay
t
xoradj
38 XOR Adjacent Path Delay
t
gbp
39 GLB Register Bypass Delay
t
gsu
40 GLB Register Setup Time before Clock
t
gh
41 GLB Register Hold Time after Clock
t
gco
42 GLB Register Clock to Output Delay
t
gro
43 GLB Register Reset to Output Delay
t
ptre
44 GLB Prod.Term Reset to Register Delay
t
ptoe
45 GLB Prod. Term Output Enable to I/O Cell Delay
t
ptck
46 GLB Prod. Term Clock Delay
ORP
t
orp
47 ORP Delay
t
orpbp
48 ORP Bypass Delay
36 1 Prod.Term/XOR Path Delay
ns
ns
ns
ns
ns
ns
ns
3
ns
ns
ns
ns
GRP
t
grp1
MIN. MAX.
34 4 Prod.Term Bypass Path Delay (Combinatorial)
ns
35 4 Prod. Term Bypass Path Delay (Registered)
ns
0.5
7.9
4.5
ns
ns
0.0
3.5
0.0
t
grp16
32 GRP Delay, 16 GLB Loads
ns
t
grp8
31 GRP Delay, 8 GLB Loads
ns
t
grp4
30 GRP Delay, 4 GLB Loads
ns
29 GRP Delay, 1 GLB Load
ns
0.3
2.7
5.4
5.4
2.8
4.8
6.6
7.8
8.2
1.3
2.9
6.4
5.5
8.0
5.8
7.1
6.7
1.0
0.0
3.5
2.8
2.5
2.2
0.5
8.8
4.8
4.0
0.0
0.3
3.3
6.1
6.0
2.8
5.6
8.3
8.7
9.2
1.6
2.9
6.8
5.8
9.0
6.2
8.8
7.2
1.0
4.0
3.2
2.5
2.5
-90
4.1
3.5
0.0
0.3
2.3
5.0
5.0
2.6
4.4
5.6
6.8
7.1
2.9
6.3
5.1
7.1
5.3
5.7
6.1
1.0
0.0
3.2
2.6
2.3
2.1
相關(guān)PDF資料
PDF描述
1032E-125LJ 2#24 TFE BRD PFA RoHS Compliant: No
1032E-125LT Shielded Paired Cable; Number of Conductors:50; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:25; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes
1032E-70LJ CABLE, 8162, 2PAIR, PER M; Cores, No. of:4; Conductor make-up:7/32AWG; Area, conductor CSA:0.2mm2; Diameter, External:8.71mm; Material, secondary insulation:PVC; Colour, secondary insulation:Chrome; Alpha type number:6316 RoHS Compliant: Yes
1032E-70LJI Shielded Paired Cable; Number of Conductors:4; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyethylene; Number of Pairs:2; Leaded Process Compatible:Yes; Conductor Material:Copper RoHS Compliant: Yes
1032E-70LT Shielded Paired Cable; Number of Conductors:4; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyethylene; Number of Pairs:2; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:100ohm RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1032E1111 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
1032E-125LJ 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
1032E-125LT 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
1032E-70LJ 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
1032E-70LJI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic