- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67307 > 10H20EV8-4A (NXP SEMICONDUCTORS) ECL programmable array logic PDF資料下載
參數(shù)資料
| 型號(hào)： | 10H20EV8-4A |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | PLD |
| 英文描述： | ECL programmable array logic |
| 中文描述： | OT PLD, 4.5 ns, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 8/17頁 |
| 文件大?。?/td> | 140K |
| 代理商： | 10H20EV8-4A |
Philips Semiconductors Programmable Logic Devices
Product specification
10H20EV8/10020EV8
ECL programmable array logic
October 22, 1993
128
SNAP
Features
Schematic entry using DASH 4.0 or
above or OrCAD
SDT III
State Equation Entry
Boolean Equation Entry
Allows design entry in any combination of
above formats
Simulator
– Logic and fault simulation
– Timing model generation for device
timing simulation
– Synthetic logic analyzer format
Macro library for standard TTL and user
defined functions
Device independent netlist generation
JEDEC fuse map generated from netlist
SNAP (Synthesis, Netlist, Analysis and
Program) is a versatile development tool that
speeds the design and testing of PML. SNAP
combines a user-friendly environment and
powerful modules that make designing with
PML simple. The SNAP environment gives
the user the freedom to design independent
of the device architecture.
The flexibility in the variations of design entry
methodologies allows design entry in the
most appropriate terms. SNAP merges the
inputs, regardless of the type, into a high-
level netlist for simulation or compilation into
a JEDEC fuse map. The JEDEC fuse map
can then be transferred from the host
computer to the device programer.
SNAP’s simulator uses a synthetic logic
analyzer format to display and set the nodes
of the design. The SNAP simulator provides
complete timing information, setup and
hold-time checking, plus toggle and fault
grading analysis.
SNAP operates on an IBM
PC/XT, PC/AT,
PS/2, or any compatible system with DOS
2.1 or higher. A minimum of 640K bytes of
RAM is required together with a hard disk.
DESIGN SECURITY
The 10H20EV8/10020EV8 has a
programmable security fuse that controls the
access to the data programmed in the device.
By using this programmable feature,
proprietary designs implemented in the
device cannot be copied or retrieved.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 10020EV8-4A | ECL programmable array logic |
| 10H20EV8-4F | CAP 0.8PF 25V +/-0.1PF THIN-FILM SN90/PB10/NI 30PPM TR-7-PA |
| 10020EV8-4F | ECL programmable array logic |
| 10H20EV8 | ECL programmable array logic |
| 12062R824M7BB0G | 1 FUNCTIONS, 16 V, FEED THROUGH CAPACITOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 10H20EV8-4F | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ECL programmable array logic |
| 10H20EV8-6A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fuse-Programmable PLD |
| 10H210J 4TMS | 制造商:n/a 功能描述:10H210 MMI 48 HOURS |
| 10H210J4TMS | 制造商:n/a 功能描述:10H210 MMI 48 HOURS |
| 10H23A2C1J14L(YYRR)N3R1V1 | 制造商:Eaton Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。