參數(shù)資料
型號(hào): 1345CMPD
英文描述: FIBER OPTIC RECEIVER
中文描述: 光纖接收
文件頁(yè)數(shù): 5/12頁(yè)
文件大?。?/td> 72K
代理商: 1345CMPD
2
Agere Systems Inc.
1345-Type Receiver with
Data Sheet
Clock Recovery and Data Retiming
January 2000
Description (continued)
The receiver converts optical signals in the range of
1.1
m to 1.6 m into retimed clock and data signals.
The clock and data outputs are raised-ECL (PECL)
logic levels. A CMOS-level flag output indicates when
there is a loss of optical signal.
The receiver requires a 5 V power supply for the ampli-
fier, logic, and PLL CRC circuits. The operating case
temperature range is –40 °C to +85 °C.
Pin 10
Pin 10 on the 1345-Type receiver is not an internally
connected (NIC) pin. This definition allows the 1345 to
be used in most customer 20-pin receiver module
applications. Customer’s printed-wiring boards that are
designed with ground, +5 V, –5 V, or no connection to
this pin are all acceptable options. For those applica-
tions that require monitoring the photocurrent of the
PIN photodetector for power monitoring purposes,
there are versions of the 1345 that require +5 V or –5 V
applied to Pin 10. Check Tables 3 and 4 for ordering
information.
Flag Output
When the optical input falls below the link status flag
switching threshold, the link status flag is deactivated
and its output logic level changes from a CMOS logic
HIGH to a CMOS logic LOW.
Squelched Data and Clock Outputs
In some versions of the 1345 receiver (see Table 4),
when the link status flag is deactivated, the data and
clock outputs are squelched (stop outputting a signal).
When this occurs, the DATA, DATA, CLOCK, and
CLOCK outputs switch to a constant dc output voltage
level of 1.3 V.
Nonsquelched Data and Clock Outputs
Agere Systems also manufactures nonsquelching ver-
sions of the 1345 receiver for those applications that
require the data and clock outputs to continue to func-
tion after the link status flag is deactivated. In those
versions of the receiver, when the link status flag is
deactivated, a signal will continue to appear at the
DATA, DATA, CLOCK, and CLOCK outputs. See Table 4
for nonsquelching codes.
1-724(C)
Figure 1. Block Diagram
FILTER
Si
PREAMPLIFIER
InGaAs
PIN
SILICON BIPOLAR
LIMITING AMPLIFIER
5 V
DATA
SILICON BIPOLAR
DECISION CIRCUIT
FLAG
PLL TIMING
RECOVERY UNIT
CLOCK
FLAG
OPTIONAL VPIN
相關(guān)PDF資料
PDF描述
1345CNPD FIBER OPTIC RECEIVER
1345FMPD FIBER OPTIC RECEIVER
1345FNPD FIBER OPTIC RECEIVER
1382675-2 FIBER OPTIC LASER DIODE EMITTER, 1260-1350nm, THROUGH HOLE MOUNT, TO-56
1382482-2 FIBER OPTIC TRANSMITTER, 1266-1360nm, 3125Mbps, THROUGH HOLE MOUNT, LC CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1345CNPC 制造商:AGERE 制造商全稱:AGERE 功能描述:1345-Type Receiver with Clock Recovery and Data Retiming
1345CNPD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FIBER OPTIC RECEIVER
1345F T5U1000 制造商:Belden Inc 功能描述:SHLD MULTIPR CABLE 2PR 1000FT 300V GRY; Reel Length (Imperial):1000ft; Reel Length (Metric):304.8m; LAN Category:-; No. of Pairs:2; Conductor Size AWG:18AWG; Jacket Color:Grey; Jacket Material:Thermoplastic; Voltage Rating:300V ;RoHS Compliant: Yes
1345FAPC 制造商:AGERE 制造商全稱:AGERE 功能描述:1345-Type Receiver with Clock Recovery and Data Retiming
1345FBPC 制造商:AGERE 制造商全稱:AGERE 功能描述:1345-Type Receiver with Clock Recovery and Data Retiming