- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67310 > 1417G5A NetLight 1417G5 and 1417H5-Type ATM/SONET/SDH Transceivers with Clock Recovery PDF資料下載
參數(shù)資料
| 型號(hào)： | 1417G5A |
| 英文描述： | NetLight 1417G5 and 1417H5-Type ATM/SONET/SDH Transceivers with Clock Recovery |
| 中文描述： | 網(wǎng)絡(luò)之光公司1417G5和1417H5型的ATM / SONET / SDH的收發(fā)器時(shí)鐘恢復(fù) |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大小： | 149K |
| 代理商： | 1417G5A |
2
Agere Systems Inc.
NetLight 1417G5 and 1417H5-Type
Data Sheet
ATM/SONET/SDH Transceivers with Clock Recovery
January 2000
Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are abso-
lute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess
of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended
periods can adversely affect device reliability.
Pin Information
1-967(F).b
Figure 1. 1417G5 and 1714H5 Transceivers, 20-Pin Configuration, Top View
Table 1. Transceiver Pin Descriptions
Parameter
Symbol
Min
Max
Unit
Supply Voltage
VCC
03.6
V
Operating Case Temperature Range
TC
–40
85
°C
Storage Case Temperature Range
Tstg
–40
85
°C
Lead Soldering Temperature/Time
—
250/10
°C/s
Operating Wavelength Range
λ
1.1
1.6
nm
Pin
Number
Symbol
Name/Description
Logic
Family
Receiver
MS
Mounting Studs. The mounting studs are provided for transceiver mechani-
cal attachment to the circuit board. They may also provide an optional con-
nection of the transceiver to the equipment chassis ground.
NA
1
Photode-
tector Bias
Photodetector Bias. This lead supplies bias for the PIN photodetector diode.
NA
2VEER
Receiver Signal Ground.
NA
3VEER
Receiver Signal Ground.
NA
4CLK–
Received Recovered Clock Out. The rising edge occurs at the rising edge of
the received data output. The falling edge occurs in the middle of the received
data bit period.
PECL
5CLK+
Received Recovered Clock Out. The falling edge occurs at the rising edge
of the received data output. The rising edge occurs in the middle of the
received data bit period.
PECL
6VEER
Receiver Signal Ground.
NA
7VCCR
Receiver Power Supply.
NA
8SD
Signal Detect.
Normal operation: logic one output.
Fault condition: logic zero output.
LVTTL
9
RD–
Received DATA Out. No internal terminations will be provided.
PECL
10
RD+
Received DATA Out. No internal terminations will be provided.
PECL
6 789 10
15 14 13 12 11
20-PIN MODULE - TOP VIEW
TX
RX
12 345
20 19 18 17 16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1417H5A | NetLight 1417G5 and 1417H5-Type ATM/SONET/SDH Transceivers with Clock Recovery |
| 1417K5A | NetLight 1417K5A 2.5 Gbits/s 1300 nm Laser Transceiver with Clock and Data Recovery |
| 1417K6S | NetLight 1417K6S 2.5 Gbits/s 1300 nm Laser Transceiver |
| 2N7270D | 11 A, 500 V, 0.5 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-254AA |
| 2SA1977FB | UHF BAND, Si, PNP, RF SMALL SIGNAL TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 1417H4A | 制造商:AGERE 制造商全稱:AGERE 功能描述:NetLight 1417G4A and 1417H4A ATM/SONET/SDH Transceivers |
| 1417H4A(NETLIGHT) | 制造商:AGERE 制造商全稱:AGERE 功能描述:ATM/SONET/SDH Transceivers |
| 1417H5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FIBER OPTIC TRANSCEIVER |
| 1417H5A | 制造商:AGERE 制造商全稱:AGERE 功能描述:NetLight 1417G5 and 1417H5-Type ATM/SONET/SDH Transceivers with Clock Recovery |
| 1417H5-TYPE(NETLIGHT) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET/SDH Transceivers with Clock Recovery |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。