
Date: January 11, 1996 Sheet 5 of 16
Size Document Number
B
ElanSC300 Local Bus Reference
REV
1.8
Title
Address & Data Buffering
AMD Proprietary/All rights reserved
(800) 222-9323
Austin, Texas 78741
5204 E Ben White Blvd
(C) Advanced Micro Devices, Inc.
A[1..12]
A[1..12]
A1
A3
A5
A6
A8
GND
C133
VCCMEM
1
4
5
7
9
VCCMEM
SA1
SA3
SA5
SA6
SA8
VDA
A0
A2
A3
A5
VDB
B0
B2
B3
B5
24
21
20
18
16
A7
10
B7
15
GND
12
13
DIR
G
2
23
U4
HD151015
U5
VCCSYS
SA[0..12]
GND
C130
VCCSYS
SA[0..12]
GND
VCCSYS
VDA
A0
A1
A3
A5
1
3
5
7
8
VDB
B0
B1
B2
B3
B4
B5
B6
B7
24
22
20
18
17
A8
10
B8
15
GND
12
13
DIR
2
23
G
U9
HD151015
24-SOIC
C126
These Hitachi HD151015 devices require that the "B" side
SA22
GND
GND
GND
C128
VCCMEM
VCCMEM
VCBSA22
GND
VCCSYS
BSA[13..23]
BSA[13..23]
Pin 1-2 = ELAN rev B
Pin 2-3 = ELAN rev A or rev B
GND
C131
0.1UF
1
2
3
JP4
HEADER 3
SA12LBA12
VCCSYS
SA10
VDA
A0
A2
A3
A5
1
4
7
9
VDB
B0
B2
B3
B5
24
21
18
16
A7
11
B7
14
GND
12
13
DIR
G
2
23
HD151015
GND
VCCSYS
GND
A10
A12
GND
C132
VCCMEM
VCCMEM
GND
BSDEN#
BSDWRTL
GND
SDEN#
SDWRTL
SDEN#
SDWRTL
BALE
GND
C127
VCCSYS
BSA14
BSA15
BSA17
BSA19
VCCMEM
BSA13
VDA
A2
A4
A6
1
4
6
8
9
VDB
B0
B1
B2
B3
B4
B5
B6
B7
24
21
19
17
16
A7
11
B8
14
GND
GND
12
DIR
2
G
U8
HD151015
VCCB>=VCCA
VCCSYS
SA13
SA14
SA15
SA17
SA19
GND
C129
VCCMEM
VCCMEM
SA[13..23]
SA[13..23]
NOTE
may be on 3.3v and ISA bus at 5v.
GND
GND
NOTE
may be on 3.3v and ISA bus at 5v.
not be required.
We recommend that the ISA & Local bus be at the same level to avoid
the neccesity of going through a buffer since this slows the addresses to the
If a buffer is used it should be a very fast device. We recommend 5ns or better
Local Bus Address Translating Buffers
SD[0..15]
SD[0..15]
GND
C134
0.1UF
VCCSYS
SD0
SD2
SD3
SD5
SD7
VDA
A0
A1
A3
A5
1
3
5
7
VDB
B0
B1
B2
B3
B4
B5
B6
B7
24
22
20
18
A8
10
B8
15
GND
12
13
DIR
2
23
G
U6
HD151015
24-SOIC
VCCSYS
D0
D2
D3
D5
System Address Bus Buffers
GND
C137
VCCMEM
VCCMEM
BSDEN#
GND
GND
R58
10K
UD7
VCCMEM
VDA
A0
A2
A4
A6
1
4
6
9
VDB
B0
B1
B2
B3
B4
B5
B6
B7
24
21
19
16
A7
11
B8
14
GND
GND
12
13
DIR
2
23
G
U7
HD151015
VCCB>=VCCA
VCCSYS
SD0
SD2
SD5
SD7
SD9
SD12
SD14
GND
R59
10K
R42
R43
1M
R44
1M
R46
R48
1M
R50
R53
R56
1M
1M
1M
1M
VCCSYS
ISA Data Bus Level Translating Buffers
R60
10K
C135
VCCSYS
SD8
SD10
SD12
SD14
D8
D10
D12
UD14
GND
R61
GND
C136
VCCMEM
D[0..15]
D[0..15]
NOTE
& local bus could be on 3.3v and ISA bus at 5v.
If ISA bus (VCCSYS), Memory & Local Bus are at the same level the translation wouldn’t be required.
BSDWRTH
GND
GND
GND