- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371391 > 24AA128ESM (Microchip Technology Inc.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號： | 24AA128ESM |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | EEPROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個2 KB的EEPROM的國內(nèi)256個8位每字舉辦的串行CMOS |
| 文件頁數(shù)： | 9/12頁 |
| 文件大小： | 185K |
| 代理商： | 24AA128ESM |
1998 Microchip Technology Inc.
DS21191B-page 9
24AA128/24LC128
8.0
READ OPERATION
Read operations are initiated in the same way as write
operations with the exception that the R/W bit of the
control byte is set to one. There are three basic types
of read operations: current address read, random read,
and sequential read.
8.1
Current Address Read
The 24xx128 contains an address counter that main-
tains the address of the last word accessed, internally
incremented by one. Therefore, if the previous read
access was to address n (n is any legal address), the
next current address read operation would access data
from address n + 1.
Upon receipt of the control byte with R/W bit set to one,
the 24xx128 issues an acknowledge and transmits the
8-bit data word. The master will not acknowledge the
transfer but does generate a stop condition and the
24xx128 discontinues transmission (Figure 8-1).
FIGURE 8-1:
CURRENT ADDRESS READ
8.2
Random Read
Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, first the word address must
be set. This is done by sending the word address to the
24xx128 as part of a write operation (R/W bit set to 0).
After the word address is sent, the master generates a
start condition following the acknowledge. This termi-
nates the write operation, but not before the internal
address pointer is set. Then, the master issues the
control byte again but with the R/W bit set to a one. The
24xx128 will then issue an acknowledge and transmit
the 8-bit data word. The master will not acknowledge
the transfer but does generate a stop condition which
causes the 24xx128 to discontinue transmission
(Figure 8-2). After a random read command, the inter-
nal address counter will point to the address location
following the one that was just read.
8.3
Sequential Read
Sequential reads are initiated in the same way as a ran-
dom read except that after the 24xx128 transmits the
first data byte, the master issues an acknowledge as
opposed to the stop condition used in a random read.
This acknowledge directs the 24xx128 to transmit the
next sequentially addressed 8-bit word (Figure 8-3).
Following the final byte transmitted to the master, the
master will NOT generate an acknowledge but will gen-
erate a stop condition. To provide sequential reads, the
24xx128 contains an internal address pointer which is
incremented by one at the completion of each opera-
tion. This address pointer allows the entire memory
contents to be serially read during one operation. The
internal address pointer will automatically roll over from
address 3FFF to address 0000 if the master acknowl-
edges the byte received from the array address 3FFF.
FIGURE 8-2:
RANDOM READ
S
T
A
R
T
S 1 0 1 02 1 0
FIGURE 8-3:
SEQUENTIAL READ
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
P
S
S
T
O
P
CONTROL
BYTE
S
T
A
R
T
DATA
BYTE
A
C
K
N
O
A
C
K
1
1
0
02 1 0
X X
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
A
C
K
N
O
A
C
K
A
C
K
A
C
K
A
C
K
S
T
O
P
CONTROL
BYTE
ADDRESS
HIGH BYTE
ADDRESS
LOW BYTE
CONTROL
BYTE
DATA
BYTE
S
T
A
R
T
S 1 0 1 02 1 0
X = Don’t Care Bit
P
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
CONTROL
BYTE
DATA n
DATA n + 1
DATA n + 2
DATA n + X
N
O
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
S
T
O
P
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24AA128ESN | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24AA128EST | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24AA128IP | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24AA128ISM | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24AA128ISN | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24AA128-ESM | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:I2C⑩ Serial EEPROM Family Data Sheet |
| 24AA128ESN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA128-ESN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:I2C⑩ Serial EEPROM Family Data Sheet |
| 24AA128EST | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA128-EST | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:I2C⑩ Serial EEPROM Family Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。