- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371391 > 24AA128IP (Microchip Technology Inc.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號： | 24AA128IP |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | EEPROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個2 KB的EEPROM的國內(nèi)256個8位每字舉辦的串行CMOS |
| 文件頁數(shù)： | 6/12頁 |
| 文件大小： | 185K |
| 代理商： | 24AA128IP |
24AA128/24LC128
DS21191B-page 6
1998 Microchip Technology Inc.
5.0
DEVICE ADDRESSING
A control byte is the first byte received following the
start condition from the master device (Figure 5-1). The
control byte consists of a 4-bit control code; for the
24xx128 this is set as 1010 binary for read and write
operations. The next three bits of the control byte are
the chip select bits (A2, A1, A0). The chip select bits
allow the use of up to eight 24xx128 devices on the
same bus and are used to select which device is
accessed. The chip select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1, and A0 pins for the device to respond. These bits
are in effect the three most significant bits of the word
address.
The last bit of the control byte defines the operation to
be performed. When set to a one a read operation is
selected, and when set to a zero a write operation is
selected. The next two bytes received define the
address of the first data byte (Figure 5-2). Because
only A13…A0 are used, the upper two address bits are
don’t care bits. The upper address bits are transferred
first, followed by the less significant bits.
Following the start condition, the 24xx128 monitors the
SDA bus checking the device type identifier being
transmitted. Upon receiving a 1010 code and appropri-
ate device select bits, the slave device outputs an
acknowledge signal on the SDA line. Depending on the
state of the R/W bit, the 24xx128 will select a read or
write operation.
FIGURE 5-1:
CONTROL BYTE FORMAT
5.1
Contiguous Addressing Across
Multiple Devices
The chip select bits A2, A1, A0 can be used to expand
the contiguous address space for up to 1 Mbit by add-
ing up to eight 24xx128's on the same bus. In this case,
software can use A0 of the control byte as address bit
A14; A1, as address bit A15; and A2, as address bit
A16. It is not possible to sequentially read across
device boundaries.
FIGURE 5-2:
ADDRESS SEQUENCE BIT ASSIGNMENTS
1
0
1
0
A2
A1
A0
S
ACK
R/W
Control Code
Chip Select
Bits
Slave Address
Acknowledge Bit
Start Bit
Read/Write Bit
1
0
1
0
A
2
A
1
A
0R/W
X
X
A
11
A
10
A
9
A
7
A
0
A
8
A
12
CONTROL BYTE
ADDRESS HIGH BYTE
ADDRESS LOW BYTE
CONTROL
CODE
CHIP
SELECT
BITS
X = Don’t Care Bit
A
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24AA128ISM | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24AA128ISN | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24AA128IST | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24AA160-IP | 8K/16K 1.8V SPI Bus Serial EEPROM |
| 24AA160-ISN | 8K/16K 1.8V SPI Bus Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24AA128ISM | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA128ISN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA128IST | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA128SC/S15K | 制造商:Microchip Technology Inc 功能描述:128K I2C SMARTCARD EE DIE IN WAFFLE PK - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24AA128SC/W15K | 制造商:Microchip Technology Inc 功能描述:128K I2C SMARTCARD EE WAFER - Gel-pak, waffle pack, wafer, diced wafer on film |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。