參數(shù)資料
型號: 24AA164P
廠商: Microchip Technology Inc.
英文描述: 16K 1.8V Cascadable I2CTM Serial EEPROM
中文描述: 16K的1.8級聯(lián)I2CTM串行EEPROM
文件頁數(shù): 4/12頁
文件大小: 124K
代理商: 24AA164P
24AA164
DS21100F-page 4
1999 Microchip Technology Inc.
2.0
FUNCTIONAL DESCRIPTION
The 24AA164 supports aBi-directional two wire bus
and data transmission protocol. A device that sends
data onto the bus is defined as transmitter, and a
device receiving data as receiver. The bus has to be
controlled by a master device which generates the
serial clock (SCL), controls the bus access, and gener-
ates the START and STOP conditions, while the
24AA164 works as slave. Both, master and slave can
operate as transmitter or receiver but the master device
determines which mode is activated.
3.0
BUS CHARACTERISTICS
The following
bus protocol
has been defined:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined (Figure 3-1).
3.1
Bus not Busy (A)
Both data and clock lines remain HIGH.
3.2
Start Data Transfer (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
3.3
Stop Data Transfer (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
3.4
Data Valid (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited, although only the last 16
will be stored when doing a write operation. When an
overwrite does occur it will replace data in a first in first
out fashion.
3.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit.
The device that acknowledges, has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. During reads, a master must signal an end of
data to the slave by not generating an acknowledge bit
on the last byte that has been clocked out of the slave.
In this case, the slave (24AA164) will leave the data line
HIGH to enable the master to generate the STOP con-
dition.
Note:
The 24AA164 does not generate any
acknowledge bits if an internal program-
ming cycle is in progress.
FIGURE 3-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
SCL
SDA
(A)
(B)
(D)
(D)
(A)
(C)
START
CONDITION
ADDRESS OR
ACKNOWLEDGE
VALID
DATA
ALLOWED
TO CHANGE
STOP
CONDITION
相關(guān)PDF資料
PDF描述
24AA164SN 16K 1.8V Cascadable I2CTM Serial EEPROM
24AA164TP XTAL MTL T/H HC49/U
24AA164 16K 1.8V Cascadable CMOS serial EEPROMs(16K位,1.8V層疊IIC串行EEPROM)
24AA16ISN 16K 1.8V I 2 C O Serial EEPROM
24AA16P 16K 1.8V I 2 C O Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
24AA164SN 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K 1.8V Cascadable I2CTM Serial EEPROM
24AA164TP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K 1.8V Cascadable I2CTM Serial EEPROM
24AA164TSN 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K 1.8V Cascadable I2CTM Serial EEPROM
24AA16-E/MC 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K I2C? Serial EEPROM
24AA16-E/MNY 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K I2C? Serial EEPROM