- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371392 > 24AA256 (Microchip Technology Inc.) 256K I 2 C ⑩ CMOS Serial EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | 24AA256 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 256K I 2 C ⑩ CMOS Serial EEPROM |
| 中文描述： | 256K的I 2 C⑩的CMOS串行EEPROM |
| 文件頁(yè)數(shù)： | 4/12頁(yè) |
| 文件大小： | 181K |
| 代理商： | 24AA256 |
24AA256/24LC256
DS21203C-page 4
1998 Microchip Technology Inc.
2.0
PIN DESCRIPTIONS
2.1
A0, A1, A2 Chip Address Inputs
The A0, A1, A2 inputs are used by the 24xx256 for
multiple device operation. The levels on these inputs
are compared with the corresponding bits in the slave
address. The chip is selected if the compare is true.
Up to eight devices may be connected to the same bus
by using different chip select bit combinations. If left
unconnected, these inputs will be pulled down
internally to V
SS
.
2.2
SDA Serial Data
This is a bi-directional pin used to transfer addresses
and data into and data out of the device. It is an open-
drain terminal, therefore, the SDA bus requires a pull-
up resistor to V
CC
(typical 10 k
for 100 kHz, 2 k
for
400 kHz)
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are reserved
for indicating the START and STOP conditions.
2.3
SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
2.4
WP
This pin can be connected to either V
SS
, V
CC
or left
floating. An internal pull-down on this pin will keep the
device in the unprotected state if left floating. If tied to
V
SS
or left floating, normal memory operation is
enabled (read/write the entire memory 0000-7FFF).
If tied to V
CC
, WRITE operations are inhibited. Read
operations are not affected.
3.0
FUNCTIONAL DESCRIPTION
The 24xx256 supports a bi-directional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as a transmitter, and a device
receiving data as a receiver. The bus must be con-
trolled by a master device which generates the serial
clock (SCL), controls the bus access, and generates
the START and STOP conditions while the 24xx256
works as a slave. Both master and slave can operate as
a transmitter or receiver, but the master device deter-
mines which mode is activated.
4.0
BUS CHARACTERISTICS
The following
bus protocol
has been defined:
Data transfer may be initiated only when the bus is
not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1
Bus not Busy (A)
Both data and clock lines remain HIGH.
4.2
Start Data Transfer (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
4.3
Stop Data Transfer (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must end with a STOP condition.
4.4
Data Valid (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device.
4.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an acknowledge signal after the reception of
each byte. The master device must generate an extra
clock pulse which is associated with this acknowledge
bit.
A device that acknowledges must pull down the SDA
line during the acknowledge clock pulse in such a way
that the SDA line is stable LOW during the HIGH period
of the acknowledge related clock pulse. Of course,
setup and hold times must be taken into account. Dur-
ing reads, a master must signal an end of data to the
slave by NOT generating an acknowledge bit on the last
byte that has been clocked out of the slave. In this case,
the slave (24xx256) will leave the data line HIGH to
enable the master to generate the STOP condition.
Note:
The 24xx256 does not generate any
acknowledge bits if an internal program-
ming cycle is in progress.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24AA256ESM | 256K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA256ISM | 256K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA256IP | 256K I 2 C ⑩ CMOS Serial EEPROM |
| 24AA32A | 32K 1.8V I 2 C O Serial EEPROM |
| 24AA32A-P | 32K 1.8V I 2 C O Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24AA256/P | 功能描述:電可擦除可編程只讀存儲(chǔ)器 32kx8 - 1.8V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24AA256/SM | 功能描述:電可擦除可編程只讀存儲(chǔ)器 32kx8 - 1.8V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24AA256-E/MF | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256K, 32Kx8, 1.8V SER EE, ExT RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24AA256-E/MS | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256K, 32Kx8, 1.8V SER EE, ExT RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24AA256-E/P | 功能描述:電可擦除可編程只讀存儲(chǔ)器 256K, 32Kx8, 1.8V SER EE, ExT RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。