- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371392 > 24AA52TISNG (Microchip Technology Inc.) 2K 2.2V I2C Serial EEPROM with Software Write-Protect PDF資料下載
參數(shù)資料
| 型號(hào)： | 24AA52TISNG |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | EEPROM |
| 英文描述： | 2K 2.2V I2C Serial EEPROM with Software Write-Protect |
| 中文描述： | 2K 2.2伏的I2C串行EEPROM與軟件寫保護(hù) |
| 文件頁數(shù)： | 5/22頁 |
| 文件大?。?/td> | 254K |
| 代理商： | 24AA52TISNG |
2004 Microchip Technology Inc.
DS21210G-page 5
24AA024/24LC024/24AA025/24LC025
4.0
BUS CHARACTERISTICS
The following
bus protocol
has been defined:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1
Bus Not Busy (A)
Both data and clock lines remain high.
4.2
Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
4.3
Stop Data Transfer (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
4.4
Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device and is,
theoretically, unlimited, (though only the last sixteen will
be stored when performing a write operation). When an
overwrite does occur, it will replace data in a first-in
first-out fashion.
4.5
Acknowledge
Each receiving device, when addressed, is required to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
Note:
The 24AA024/24LC024/24AA025/
24LC025 does not generate any
Acknowledge bits if an internal
programming cycle is in progress.
The device that acknowledges has to pull down the SDA
line during the acknowledge clock pulse in such a way
that the SDA line is stable low during the high period of
the acknowledge-related clock pulse. Of course, setup
and hold times must be taken into account. A master
must signal an end of data to the slave by not generating
an Acknowledge bit on the last byte that has been
clocked out of the slave. In this case, the slave must
leave the data line high to enable the master to generate
the Stop condition (Figure 4-2).
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS CHARACTERISTICS
FIGURE 4-2:
ACKNOWLEDGE TIMING
(A)
(B)
(C)
(D)
(A)
(C)
SCL
SDA
Start
Condition
Address or
Acknowledge
Valid
Data
Allowed
to Change
Stop
Condition
SCL
9
8
7
6
5
4
3
2
1
1
2
3
Transmitter must release the SDA line at this point allowing
the Receiver to pull the SDA line low to acknowledge the
previous eight bits of data.
Receiver must release the SDA line at this
point so the Transmitter can continue
sending data.
SDA
Acknowledge
Bit
Data from transmitter
Data from transmitter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24AA52TIST | 2K 2.2V I2C Serial EEPROM with Software Write-Protect |
| 24AA52TISTG | 2K 2.2V I2C Serial EEPROM with Software Write-Protect |
| 24LCS52IMS | 2K 2.2V I2C Serial EEPROM with Software Write-Protect |
| 24LCS52IMSG | 2K 2.2V I2C Serial EEPROM with Software Write-Protect |
| 24LCS52IPG | 2K 2.2V I2C Serial EEPROM with Software Write-Protect |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24AA64/P | 功能描述:電可擦除可編程只讀存儲(chǔ)器 8kx8 - 1.8V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24AA64/S15K | 制造商:Microchip Technology Inc 功能描述:64K, 8K X 8, 1.8V SER EE, DIE IN WAFFLE PK - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24AA64/SM | 功能描述:電可擦除可編程只讀存儲(chǔ)器 8kx8 - 1.8V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24AA64/SN | 功能描述:電可擦除可編程只讀存儲(chǔ)器 8kx8 - 1.8V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24AA64-E/MS | 功能描述:電可擦除可編程只讀存儲(chǔ)器 64K, 8Kx8, 1.8V SER EE, ExT RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。