- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371394 > 24C02C (Microchip Technology Inc.) 2K 5.0V IIC serial EEPROMs(2K位，1M次擦寫周期，硬件寫保護，二線串行接口,EEPROM) PDF資料下載
參數(shù)資料
| 型號： | 24C02C |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 2K 5.0V IIC serial EEPROMs(2K位，1M次擦寫周期，硬件寫保護，二線串行接口,EEPROM) |
| 中文描述： | 2K 5.0V進口證（2K位，100萬次擦寫周期，硬件寫保護，二線串行接口，EEPROM的串行EEPROM） |
| 文件頁數(shù)： | 4/12頁 |
| 文件大?。?/td> | 162K |
| 代理商： | 24C02C |
24C02C
DS21202A-page 4
Preliminary
1997 Microchip Technology Inc.
2.0
PIN DESCRIPTIONS
2.1
SDA Serial Data
This is a bi-directional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal, therefore the SDA bus requires a pull-up
resistor to V
CC
(typical 10 k
for 100 kHz, 2 k
for
400 kHz).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are reserved
for indicating the START and STOP conditions.
2.2
SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
2.3
A0, A1, A2
The levels on these inputs are compared with the cor-
responding bits in the slave address. The chip is
selected if the compare is true.
Up to eight 24C02C devices may be connected to the
same bus by using different chip select bit combina-
tions. These inputs must be connected to either V
CC
or
V
SS
.
2.4
WP
This is the hardware write protect pin. It must be tied to
V
CC
or V
SS
. If tied to Vcc, the hardware write protection
is enabled. If the WP pin is tied to Vss the hardware
write protection is disabled.
2.5
Noise Protection
The 24C02C employs a V
CC
threshold detector circuit
which disables the internal erase/write logic if the V
CC
is below 3.8 volts at nominal conditions.
The SCL and SDA inputs have Schmitt trigger and filter
circuits which suppress noise spikes to assure proper
device operation even on a noisy bus.
3.0
FUNCTIONAL DESCRIPTION
The 24C02C supports a bi-directional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus has to be controlled
by a master device which generates the serial clock
(SCL), controls the bus access, and generates the
START and STOP conditions, while the 24C02C works
as slave. Both master and slave can operate as trans-
mitter or receiver but the master device determines
which mode is activated.
相關PDF資料 |
PDF描述 |
|---|---|
| 24C02C-EP | 2K 5.0V I 2 C ⑩ Serial EEPROM |
| 24C02C-ESN | 2K 5.0V I 2 C ⑩ Serial EEPROM |
| 24C02C-EST | 2K 5.0V I 2 C ⑩ Serial EEPROM |
| 24C02C-IP | 2K 5.0V I 2 C ⑩ Serial EEPROM |
| 24C02C-ISN | 2K 5.0V I 2 C ⑩ Serial EEPROM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 24C02C/P | 功能描述:電可擦除可編程只讀存儲器 256x8 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24C02C/P | 制造商:Microchip Technology Inc 功能描述:IC EEPROM SERIAL 2K |
| 24C02C/SN | 功能描述:電可擦除可編程只讀存儲器 256x8 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24C02C/SN | 制造商:Microchip Technology Inc 功能描述:SERIAL EEPROM IC |
| 24C02C/ST | 功能描述:電可擦除可編程只讀存儲器 256x8 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。