- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371398 > 24LC08B Module (Microchip Technology Inc.) 8K/16K IIC Sserial EEPROMs in ISO micromoduls(8K位,1M次擦寫周期,ISO模塊) PDF資料下載
參數(shù)資料
| 型號： | 24LC08B Module |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 8K/16K IIC Sserial EEPROMs in ISO micromoduls(8K位,1M次擦寫周期,ISO模塊) |
| 中文描述： | 8K/16K國際進口Sserial的EEPROM（8K的位，100萬次擦寫周期，在ISO標準模塊micromoduls） |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 453K |
| 代理商： | 24LC08B MODULE |
24LC08B/16B MODULES
1997 Microchip Technology Inc.
DS21224A-page 5
4.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit.
The device that acknowledges, has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. During reads, a master must signal an end of
data to the slave by NOT generating an acknowledge
bit on the last byte that has been clocked out of the
slave. In this case, the slave (24LC08B/16B) will leave
the data line HIGH to enable the master to generate the
STOP condition.
5.0
DEVICE ADDRESSING
A control byte is the first byte received following the
start condition from the master device. The control byte
consists of a 4-bit control code, for the 24LC08B/16B
this is set as 1010 binary for read and write operations.
The next three bits of the control byte are the block
select bits (B2, B1, B0). They are used by the master
device to select which of the eight 256 word blocks of
memory are to be accessed. These bits are in effect the
three most significant bits of the word address.
The last bit of the control byte defines the operation to
be performed. When set to one a read operation is
selected, when set to zero a write operation is selected.
Following the start condition, the 24LC08B/16B moni-
tors the SDA bus checking the device type identifier
being transmitted, upon a 1010 code the slave device
outputs an acknowledge signal on the SDA line.
Depending on the state of the R/W bit, the 24LC08B/
16B will select a read or write operation.
CONTROL BYTE
ALLOCATION
FIGURE 5-2:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
Note:
The 24LC08B/16B does not generate any
acknowledge bits if an internal program-
ming cycle is in progress.
Operation
Control
Code
Block Select
R/W
Read
Write
1010
1010
Block Address
Block Address
1
0
SLAVE ADDRESS
1
0
1
0
B2
B1
B0
R/W
A
START
READ/WRITE
(A)
(B)
(D)
(D)
(A)
(C)
START
CONDITION
ADDRESS OR
ACKNOWLEDGE
VALID
DATA
ALLOWED
TO CHANGE
STOP
CONDITION
SCL
SDA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24LC16B Module | 16K IIC Serial EEPROMs in ISO micromoduls(16K位,1M次擦寫周期,ISO模塊) |
| 24LC08 | 3-Wire Serial EEPROMs |
| 24LC09 | 8K 2.5V ACR SERIAL EEPROM |
| 24LC09IP | 8K 2.5V ACR SERIAL EEPROM |
| 24LC09TIP | 8K 2.5V ACR SERIAL EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24LC08B-MT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K/16K I 2 C ⑩ Serial EEPROMs in ISO Micromodules |
| 24LC08BSN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K I2Ca?￠ Serial EEPROM |
| 24LC08BT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8K I2C? Serial EEPROM |
| 24LC08BT-/SL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| 24LC08BT-/SM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。