- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371400 > 24WC128 64K 8K x 8 Battery-Voltage CMOS E2PROM PDF資料下載
參數(shù)資料
| 型號： | 24WC128 |
| 元件分類： | EEPROM |
| 英文描述： | 64K 8K x 8 Battery-Voltage CMOS E2PROM |
| 中文描述： | 64K的8K的× 8電池電壓的CMOS E2PROM的 |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 43K |
| 代理商： | 24WC128 |
Preliminary
CAT24WC128
6
Doc. No. 25060-00 6/99 S-1
acknowledge, and internally increment the six low order
address bits by one. The high order bits remain un-
changed.
If the Master transmits more than 64 bytes before sending
the STOP condition, the address counter
‘
wraps around
’
,
and previously transmitted data will be overwritten.
When all 64 bytes are received, and the STOP condition
has been sent by the Master, the internal programming
cycle begins. At this point, all received data is written to
the CAT24WC128 in a single write cycle.
Acknowledge Polling
Disabling of the inputs can be used to take advantage of
the typical write cycle time. Once the stop condition is
issued to indicate the end of the host's write operation,
CAT24WC128 initiates the internal write cycle. ACK
polling can be initiated immediately. This involves issu-
ing the start condition followed by the slave address for
a write operation. If CAT24WC128 is still busy with the
write operation, no ACK will be returned. If
CAT24WC128 has completed the write operation, an
ACK will be returned and the host can then proceed with
the next read or write operation.
WRITE PROTECTION
The Write Protection feature allows the user to protect
against inadvertent programming of the memory array.
If the WP pin is tied to V
CC
, the entire memory array is
protected and becomes read only. The CAT24WC128
will accept both slave and byte addresses, but the
memory location accessed is protected from program-
ming by the device
’
s failure to send an acknowledge
after the first byte of data is received.
READ OPERATIONS
The READ operation for the CAT24WC128 is initiated in
the same manner as the write operation with one excep-
tion, that R/
W
bit is set to one. Three different READ
operations are possible: Immediate/Current Address
READ, Selective/Random READ and Sequential READ.
Immediate/Current Address Read
The CAT24WC128
’
s address counter contains the ad-
dress of the last byte accessed, incremented by one. In
other words, if the last READ or WRITE access was to
address N, the READ immediately following would ac-
cess data from address N+1. If N=E (where E=16383),
then the counter will
‘
wrap around
’
to address 0 and
continue to clock out data. After the CAT24WC128
receives its slave address information (with the R/
W
bit
set to one), it issues an acknowledge, then transmits the
8 bit byte requested. The master device does not send
an acknowledge, but will generate a STOP condition.
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a
24WC128 F09
Figure 7. Page Write Timing
Figure 6. Byte Write Timing
24WC128 F08
A15
–
A8
SLAVE
ADDRESS
S
A
C
K
A
C
K
DATA
A
C
K
S
T
O
P
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
A7
–
A0
BYTE ADDRESS
A
C
K
*
*
A15
–
A8
SLAVE
ADDRESS
S
A
C
K
A
C
K
A
C
K
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
A7
–
A0
BYTE ADDRESS
DATA n+63
DATA
A
C
K
S
T
O
P
A
C
K
DATA n
A
C
K
P
A
C
K
*
*
*
=Don't Care Bit
*
=Don't Care Bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24WC32 | 64K 8K x 8 Battery-Voltage CMOS E2PROM |
| 250-8501-010 | Low-Power, SPST, Fast, CMOS Analog Switch |
| 2500-10J | Molded Unshielded RF Coils |
| 2500-00J | Molded Unshielded RF Coils |
| 2500-02J | Molded Unshielded RF Coils |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24WC16 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:1K/2K/4K/8K/16K-Bit Serial E2PROM |
| 24WC256KI | 制造商:CSI 功能描述: |
| 24WC32 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:32K/64K-Bit I2C Serial CMOS E2PROM |
| 24WC32P | 制造商:CATALYST 功能描述: |
| 24WR10KLFTR | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:4mm Diameter Single Turn Cermet Trimming Potentiometer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。