
6
Power Management Resume Support for AMD-768 Peripheral Bus Controller
25818 Rev. 1.01—February 2002
High-Level System Algorithmic Process for ACPI S1 Support
The following describes interactions between the operating system, system BIOS, and underlying
hardware necessary to correctly implement S1 support:
1. The end user requests that the system enter Standby mode via the appropriate control panel.
2.
A BIOS SMI routine traps the operating system request to enter the Sleep mode.
3.
Registers within the Super I/O device and AMD-768 peripheral bus controller are programmed to
enable appropriate wake-up events.
4.
BIOS SMI handler places the system in the Standby mode.
5.
A PS/2 device event (keyboard or mouse) occurs to awake the system from standby.
6.
The processor resumes execution within the SMI handler at the point just after that handler
placed the system into Standby mode.
7.
Registers within the Super I/O device and the AMD-768 peripheral bus controller are
programmed to disable the wake-up events that were programmed in step 3.
8.
The SMI handler exits and returns control to the operating system.
9.
System returns to the Full On state.
High-Level System Algorithmic Process for ACPI S3 Support
The following describes interactions between the operating system, system BIOS, and underlying
hardware necessary to correctly implement S3 support:
1. The end user requests that the system enter Standby mode through the appropriate control panel.
2.
A BIOS SMI routine traps the operating system request for a hardware Sleep state.
3.
Registers within the Super I/O device and AMD-768 peripheral bus controller are programmed to
enable appropriate wake-up events.
4.
The BIOS SMI handler saves required chipset and Super I/O register values in system memory.
5.
The BIOS SMI handler places the system in the Standby mode.
6.
A PS/2 device event (keyboard or mouse) occurs to awake the system from standby.
7.
System returns from ACPI S3 state and processor starts from reset vector.
8.
Chipset and Super I/O registers are restored in early BIOS POST sequence.
9.
The PSOUT function is disabled in the S3 resume process.
10. The BIOS returns system control back to the operating system.
11. System returns to the Full On state.