參數(shù)資料
型號: 25AA640
廠商: Microchip Technology Inc.
英文描述: 64K 1.8V SPI Bus Serial EEPROM(1.8~5.5V,1MHz,64K位,10M擦寫周期,EEPROM)
中文描述: 64K的1.8 SPI總線串行EEPROM(1.8?5.5V之間,1MHz的,64K的位,1000萬擦寫周期和EEPROM)
文件頁數(shù): 9/12頁
文件大?。?/td> 196K
代理商: 25AA640
25AA640/25LC640/25C640
1997 Microchip Technology Inc.
Preliminary
DS21223A-page 9
3.5
Read Status Register (RDSR)
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a write cycle. The status register is format-
ted as follows:
The
Write-In-Process (WIP)
bit indicates whether the
25xx640 is busy with a write operation. When set to a
‘1’ a write is in progress, when set to a ‘0’ no write is in
progress. This bit is read only.
The
Write Enable Latch (WEL)
bit indicates the status
of the write enable latch. When set to a ‘1’ the latch
allows writes to the array and status register, when set
to a ‘0’ the latch prohibits writes to the array and status
register. The state of this bit can always be updated via
the WREN or WRDI commands regardless of the state
of write protection on the status register. This bit is
read only.
The
Block Protection (BP0 and BP1)
bits indicate
which blocks are currently write protected. These bits
are set by the user issuing the WRSR instruction.
These bits are non-volatile.
See Figure 3-6 for RDSR timing sequence
3.6
Write Status Register(WRSR)
The WRSR instruction allows the user to select one of
four levels of protection for the array by writing to the
appropriate bits in the status register. The array is
divided up into four segments. The user has the ability
to write protect none, one, two, or all four of the seg-
ments of the array. The partitioning is controlled as
illustrated in Table 3-2.
The
Write Protect Enable (WPEN)
bit is a non-volatile
bit that is available as an enable bit for the WP pin.
The Write Protect (WP) pin and the Write Protect
Enable (WPEN) bit in the status register control the
programmable hardware write protect feature. Hard-
ware write protection is enabled when WP pin is low
and the WPEN bit is high. Hardware write protection is
disabled when either the WP pin is high or the WPEN
bit is low. When the chip is hardware write protected,
only writes to non-volatile bits in the status register are
disabled. See Table 3-3 for a matrix of functionality on
the WPEN bit.
See Figure 3-7 for WRSR timing sequence
TABLE 3-2:
ARRAY PROTECTION
FIGURE 3-6:
READ STATUS REGISTER SEQUENCE
FIGURE 3-7:
WRITE STATUS REGISTER SEQUENCE
7
6
X
5
X
4
X
3
2
1
0
WPEN
BP1
BP0
WEL
WIP
BP1
BP0
Array Addresses
Write Protected
0
0
none
upper 1/4
(1800h - 1FFFh)
upper 1/2
(1000h - 1FFFh)
all
(0000h - 1FFFh)
0
1
1
0
1
1
SO
SI
CS
9
10
11
12
13
14
15
1
1
0
0
0
0
0
0
7
6
5
4
2
1
0
instruction
data from status register
high impedance
SCK
0
2
3
4
5
6
7
1
8
3
SO
SI
CS
9
10
11
12
13
14
15
0
1
0
0
0
0
0
0
7
6
5
4
2
1
0
instruction
data to status register
high impedance
SCK
0
2
3
4
5
6
7
1
8
3
相關(guān)PDF資料
PDF描述
25C640 64K SPI Bus Serial EEPROM
25LM043 Electret Condenser Microphone
25MT060WF FULL-BRIDGE IGBT MTP
25PS 25PS, 42PS, 44PS, 45PS and 46PS Series Pressure Switches
25RIA10 MEDIUM POWER THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
25AA640/25LC640 制造商:未知廠家 制造商全稱:未知廠家 功能描述:25AA640/25LC640
25AA640/S 功能描述:電可擦除可編程只讀存儲器 64k, 8K X 8 , 1.8V SER EE, DIE in WAFFLE PK RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
25AA640/W 制造商:Microchip Technology Inc 功能描述:64K, 8K X 8 , 1.8V SER EE, WAFER - Gel-pak, waffle pack, wafer, diced wafer on film
25AA640/WF 制造商:Microchip Technology Inc 功能描述:64K, 8K X 8 , 1.8V SER EE, WA - Gel-pak, waffle pack, wafer, diced wafer on film
25AA640_04 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:64K SPI Bus Serial EEPROM