- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368946 > 27C1001 (意法半導(dǎo)體) 1 Mbit 128Kb x8 UV EPROM and OTP EPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | 27C1001 |
| 廠(chǎng)商： | 意法半導(dǎo)體 |
| 英文描述： | 1 Mbit 128Kb x8 UV EPROM and OTP EPROM |
| 中文描述： | 1兆位存儲(chǔ)器的128KB x8紫外線(xiàn)和OTP存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 4/17頁(yè) |
| 文件大?。?/td> | 159K |
| 代理商： | 27C1001 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
M27C1001
4/17
DEVICE OPERATION
The operating modes of the M27C1001 are listed
in the Operating Modes table. A single power sup-
ply is required in the read mode. All inputs are TTL
levels except for V
PP
and 12V on A9 for Electronic
Signature.
Read Mode
The M27C1001 has two control functions, both of
which must be logically active in order to obtain
data at the outputs. Chip Enable (E) is the power
control and should be used for device selection.
Output Enable (G) is the output control and should
be used to gate data to the output pins, indepen-
dent of device selection. Assuming that the ad-
dresses are stable, the address access time
(t
AVQV
) is equal to the delay from E to output
(t
ELQV
). Data is available at the output after a delay
of t
GLQV
from the falling edge of G, assuming that
E has been low and the addresses have been sta-
ble for at least t
AVQV
-t
GLQV
.
Standby Mode
The M27C1001 has a standby mode which reduc-
es the supply current from 30mA to 100μA. The
M27C1001 is placed in the standby mode by ap-
plying a CMOS high signal to the E input. When in
the standby mode, the outputs are in a high imped-
ance state, independent of the G input.
Table 5. AC Measurement Conditions
High Speed
Standard
Input Rise and Fall Times
≤
10ns
≤
20ns
Input Pulse Voltages
0 to 3V
0.4V to 2.4V
Input and Output Timing Ref. Voltages
1.5V
0.8V and 2V
Figure 3. AC Testing Input Output Waveform
AI01822
3V
High Speed
0V
1.5V
2.4V
Standard
0.4V
2.0V
0.8V
Figure 4. AC Testing Load Circuit
AI01823B
1.3V
OUT
CL
CL = 30pF for High Speed
CL = 100pF for Standard
CL includes JIG capacitance
3.3k
1N914
DEVICE
UNDER
TEST
Table 6. Capacitance
(1)
(T
A
= 25 °C, f = 1 MHz)
Symbol
Note: 1. Sampled only, not 100% tested.
Parameter
Test Condition
Min
Max
Unit
C
IN
Input Capacitance
V
IN
= 0V
6
pF
C
OUT
Output Capacitance
V
OUT
= 0V
12
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 27C1024 | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| 27C1024 | 1M-BIT [128K x 8/64K x 16] CMOS EPROM |
| 27C1024 | 1-Megabit 64K x 16 OTP EPROM |
| 27C1024 | 1 Megabit (65 K x 16-Bit) CMOS EPROM |
| 27C160 | Modular Connector Wall Faceplate; For Use With:Panduits NetKey Keystone Modules and Duplex Fiber Optic Modules; Color:White; Number of Positions:1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 27C1024 | 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:1M-BIT [128K x 8/64K x 16] CMOS EPROM |
| 27C1024-10 | 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:1M-BIT [128K x 8/64K x 16] CMOS EPROM |
| 27C102410C1 | 制造商: 功能描述: |
| 27C1024-10C1 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 27C1024-12 | 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:1M-BIT [128K x 8/64K x 16] CMOS EPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。