- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371423 > 27C256-90ESO (Microchip Technology Inc.) 256K (32K x 8) CMOS EPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | 27C256-90ESO |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 256K (32K x 8) CMOS EPROM |
| 中文描述： | 256K（32K的× 8）的CMOS存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 6/12頁(yè) |
| 文件大?。?/td> | 67K |
| 代理商： | 27C256-90ESO |
27C256
DS11001L-page 6
1996 Microchip Technology Inc.
1.3
Standby Mode
The standby mode is defined when the CE pin is high
(VIH) and a program mode is not defined.
When these conditions are met, the supply current will
drop from 20 mA to 100
μ
A.
1.4
Output Enable
This feature eliminates bus contention in multiple bus
microprocessor systems and the outputs go to a high
impedance when the following condition is true:
The OE pin is high and the program mode is not
defined.
1.5
Erase Mode (U.V. Windowed Versions)
Windowed products offer the ability to erase the mem-
ory array. The memory matrix is erased to the all 1’s
state when exposed to ultraviolet light. To ensure com-
plete erasure, a dose of 15 watt-second/cm
2
is
required. This means that the device window must be
placed within one inch and directly underneath an ultra-
violet lamp with a wavelength of 2537 Angstroms,
intensity of 12,000
μ
W/cm
2
for approximately 20 min-
utes.
1.6
Programming Mode
The Express Algorithm has been developed to improve
on the programming throughput times in a production
environment. Up to ten 100-microsecond pulses are
applied until the byte is verified. No overprogramming
is required. A flowchart of the express algorithm is
shown in Figure 1-3.
Programming takes place when:
a)
V
CC
is brought to the proper voltage,
b)
V
PP
is brought to the proper V
H
level,
c)
the OE pin is high, and
d)
the CE pin is low.
Since the erased state is “1” in the array, programming
of “0” is required. The address to be programmed is set
via pins A0-A14 and the data to be programmed is pre-
sented to pins O0-O7. When data and address are sta-
ble, a low going pulse on the CE line programs that
location.
1.7
Verify
After the array has been programmed it must be veri-
fied to ensure all the bits have been correctly pro-
grammed. This mode is entered when all the following
conditions are met:
a)
V
CC
is at the proper level,
b)
V
PP
is at the proper V
H
level,
c)
the CE line is high, and
d)
the OE line is low.
1.8
Inhibit
When programming multiple devices in parallel with dif-
ferent data, only CE need be under separate control to
each device. By pulsing the CE line low on a particular
device, that device will be programmed; all other
devices with CE held high will not be programmed with
the data, although address and data will be available on
their input pins.
1.9
Identity Mode
In this mode specific data is output which identifies the
manufacturer as Microchip Technology Inc. and device
type. This mode is entered when Pin A9 is taken to V
H
(11.5V to 12.5V). The CE and OE lines must be at V
IL
.
A0 is used to access any of the two non-erasable bytes
whose data appears on O0 through O7.
Pin
Input
Output
Identity
A0
0
7
O
6
O
5
O
4
O
3
O
2
O
1
O
0
H
e
x
Manufacturer
Device Type*
V
IL
V
IH
0
1
0
0
1
0
0
0
1
1
0
1
0
0
1
0
29
8C
* Code subject to change
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 27C256-90ETS | 256K (32K x 8) CMOS EPROM |
| 27C256-90EVS | 256K (32K x 8) CMOS EPROM |
| 27C256-90IL | 256K (32K x 8) CMOS EPROM |
| 27C256-90IP | 256K (32K x 8) CMOS EPROM |
| 27C256-90ISO | 256K (32K x 8) CMOS EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 27C256-90ETS | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:256K (32K x 8) CMOS EPROM |
| 27C256-90EVS | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:256K (32K x 8) CMOS EPROM |
| 27C256-90FA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:256K-bit CMOS EPROM (32K x 8) |
| 27C256-90I/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 EPROM |
| 27C256-90I/K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 EPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。