- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371425 > 27C4111-12 (Macronix International Co., Ltd.) 4M-BIT [512K x8/256K x16] CMOS EPROM WITH PAGE MODE PDF資料下載
參數(shù)資料
| 型號(hào)： | 27C4111-12 |
| 廠商： | Macronix International Co., Ltd. |
| 英文描述： | 4M-BIT [512K x8/256K x16] CMOS EPROM WITH PAGE MODE |
| 中文描述： | 4分位[為512k x8/256K x16]頁(yè)面模式的CMOS存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 4/15頁(yè) |
| 文件大小： | 529K |
| 代理商： | 27C4111-12 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
4
MX27C4111
REV. 2.7, NOV. 19, 2002
P/N: PM0239
STANDBY MODE
The MX27C4111 has a CMOS standby mode which
reduces the maximum VCC current to 100 uA. It is
placed in CMOS standby when CE is at VCC
±
0.3 V.
The MX27C4111 also has a TTL-standby mode which
reduces the maximum VCC current to 1.5 mA. It is
placed in TTL-standby when CE is at VIH. When in
standby mode, the outputs are in a high-impedance
state, independent of the OE input.
TWO-LINE OUTPUT CONTROL FUNCTION
To accommodate multiple memory connections, a two-
line control function is provided to allow for:
1. Low memory power dissipation,
2. Assurance that output bus contention will not
occur.
It is recommended that CE be decoded and used as the
primary device-selecting function, while OE be made a
common connection to all devices in the array and
connected to the READ line from the system control
bus. This assures that all deselected memory devices
are in their low-power standby mode and that the output
pins are only active when data is desired from a
particular memory device.
SYSTEM CONSIDERATIONS
During the switch between active and standby
conditions, transient current peaks are produced on the
rising and falling edges of Chip Enable. The magnitude
of these transient current peaks is dependent on the
output capacitance loading of the device. At a minimum,
a 0.1 uF ceramic capacitor (high frequency, low inherent
inductance) should be used on each device between
Vcc and GND to minimize transient effects. In addition,
to overcome the voltage drop caused by the inductive
effects of the printed circuit board traces on EPROM
arrays, a 4.7 uF bulk electrolytic capacitor should be
used between VCC and GND for each eight devices.
The location of the capacitor should be close to where
the power supply is connected to the array.
MODE SELECT TABLE
BYTE/
VPP(5)
VCC
GND
GND
X
X
VPP
VPP
VPP
VCC
VCC
MODE
Read (Word)
Read (Upper Byte)
Read (Lower Byte)
Output Disable
Standby
Program
Program Verify
Program Inhibit
Manufacturer Code(3)
Device Code(3)
CE
VIL
VIL
VIL
VIL
VIH
VIL
VIH
VIH
VIL
VIL
OE
VIL
VIL
VIL
VIH
X
VIH
VIL
VIH
VIL
VIL
A9
X
X
X
X
X
X
X
X
VH
VH
A0
X
X
X
X
X
X
X
X
VIL
VIH
Q15/A-1
Q15 Out
VIH
VIL
High Z
High Z
Q15 In
Q5 Out
High Z
0B
1B
Q8-14
Q8-14 Out
High Z
High Z
High Z
High Z
Q8-14 In
Q8-14 Out
High Z
00H
38H
Q0-7
Q0-7 Out
Q8-15 Out
Q0-7 Out
High Z
High Z
Q0-7 In
Q0-7 Out
High Z
C2H
00H
NOTES:
1.VH = 12.0V
±
0.5V
2.X = Either VIH or VIL
3.A1 - A8, A10 - A17 = VIL (For auto select)
4.See DC Programming Characteristics for VPP
voltages.
5.BYTE/VPP is intended for operation under DC
Voltage conditions only.
6.Manufacture code = 00C2H
Device code = B800H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 27C4111-15 | 4M-BIT [512K x8/256K x16] CMOS EPROM WITH PAGE MODE |
| 27C4111-90 | 4M-BIT [512K x8/256K x16] CMOS EPROM WITH PAGE MODE |
| 27C512-10 | 512K-BIT [64Kx8] CMOS EPROM |
| 27C512-12 | 512K-BIT [64Kx8] CMOS EPROM |
| 27C512-15 | 512K-BIT [64Kx8] CMOS EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 27C4111-15 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x8/256K x16] CMOS EPROM WITH PAGE MODE |
| 27C4111-90 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT [512K x8/256K x16] CMOS EPROM WITH PAGE MODE |
| 27C512 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Kbit 64Kb x8 UV EPROM and OTP EPROM |
| 27C512 DIE | 制造商:Microchip Technology Inc 功能描述: |
| 27C512 WAF | 制造商:Microchip Technology Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。