參數(shù)資料
型號(hào): 28C256
英文描述: 5 Volt, Byte Alterable E2PROM
中文描述: 5伏,可變E2PROM的字節(jié)
文件頁(yè)數(shù): 6/24頁(yè)
文件大?。?/td> 113K
代理商: 28C256
6
X28C256
HARDWARE DATA PROTECTION
The X28C256 provides three hardware features (com-
patible with X28C64) that protect nonvolatile data from
inadvertent writes.
Noise Protection—A
WE
pulse typically less than
20ns will not initiate a write cycle.
Default V
CC
Sense—All write functions are inhibited
when V
CC
is
3.5V typically.
Write Inhibit—Holding either
OE
LOW,
WE
HIGH,
or
CE
HIGH will prevent an inadvertent write cycle
during power-up and power-down, maintaining data
integrity.
SOFTWARE DATA PROTECTION
The X28C256 offers a software controlled data protec-
tion feature. The X28C256 is shipped from Xicor with the
software data protection NOT ENABLED; that is, the
device will be in the standard operating mode. In this
mode data should be protected during power-up/-down
operations through the use of external circuits. The host
would then have open read and write access of the
device once V
CC
was stable.
The X28C256 can be automatically protected during
power-up and power-down without the need for external
circuits by employing the software data protection fea-
ture. The internal software data protection circuit is
enabled after the first write operation utilizing the soft-
ware algorithm. This circuit is nonvolatile and will remain
set for the life of the device unless the reset command
is issued.
Once the software protection is enabled, the X28C256
is also protected from inadvertent and accidental writes
in the powered-up state. That is, the software algorithm
must be issued prior to writing additional data to the
device.
Software Algorithm
Selecting the software data protection mode requires
the host system to precede data write operations by a
series of three write operations to three specific ad-
dresses. Refer to Figure 6 and 7 for the sequence. The
three-byte sequence opens the page write window
enabling the host to write from one to sixty-four bytes of
data.* Once the page load cycle has been completed,
the device will automatically be returned to the data
protected state.
*Note: Once the three-byte sequence is issued it
must be followed by a valid byte or page write
operation.
相關(guān)PDF資料
PDF描述
28C256 32K-Bit Parallel E2PROM
28C256 LABELS,LABELS IN DISPENSER,LABELS,PRE-PRINTED MARKER LABELS,LOCKOUT/TAGOUT PRODUCTS,LABELS IN DISPENSER ,PANDUIT
28C64A 64K (8K x 8) CMOS EEPROM(64K位, CMOS并行 EEPROM)
28C64AFT-15ITS LJT 41C 41#20 PIN PLUG
28C64AFT-15IVS The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28C256-12/D 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 EEPROM
28C256-12/J 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 EEPROM
28C256-12/K 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 EEPROM
28C256-12/L 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 EEPROM
28C256-12/P 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 EEPROM