- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371438 > 29C010A (Atmel Corp.) 1 Megabit 128K x 8 5-volt Only CMOS Flash Memory PDF資料下載
參數(shù)資料
| 型號： | 29C010A |
| 廠商： | Atmel Corp. |
| 英文描述： | 1 Megabit 128K x 8 5-volt Only CMOS Flash Memory |
| 中文描述： | 1兆位128K的× 8 5伏只有閃存的CMOS |
| 文件頁數(shù)： | 2/12頁 |
| 文件大小： | 727K |
| 代理商： | 29C010A |
(continued)
tion of the device. Reading data out of the device is similar
to reading from an EPROM. Reprogramming the
AT29C010A is performed on a sector basis; 128-bytes of
data are loaded into the device and then simultaneously
programmed.
During a reprogram cycle, the address locations and 128-
bytes of data are internally latched, freeing the address
Block Diagram
and data bus for other operations. Following the initiation
of a program cycle, the device will automatically erase the
sector and then program the latched data using an internal
control timer. The end of a program cycle can be detected
by DATA polling of I/O7. Once the end of a program cycle
has been detected, a new access for a read or program
can begin.
Description
(Continued)
Device Operation
READ:
The AT29C010A is accessed like an EPROM.
When CE and OE are low and WE is high, the data stored
at the memory location determined by the address pins is
asserted on the outputs. The outputs are put in the high
impedance state whenever CE or OE is high. This dual-
line control gives designers flexibility in preventing bus
contention.
BYTE LOAD:
Byte loads are used to enter the 128-
bytes of a sector to be programmed or the software codes
for data protection. A byte load is performed by applying a
low pulse on the WE or CE input with CE or WE low (re-
spectively) and OE high. The address is latched on the
falling edge of CE or WE, whichever occurs last. The data
is latched by the first rising edge of CE or WE.
PROGRAM:
The device is reprogrammed on a sector
basis. If a byte of data within a sector is to be changed,
data for the entire sector must be loaded into the device.
The data in any byte that is not loaded during the program-
ming of its sector will be indeterminate. Once the bytes of
a sector are loaded into the device, they are simultane-
ously programmed during the internal programming pe-
riod. After the first data byte has been loaded into the de-
vice, successive bytes are entered in the same manner.
Each new byte to be programmed must have its high to
low transition on WE (or CE) within 150
μ
s of the low to
high transition of WE (or CE) of the preceding byte. If a
high to low transition is not detected within 150
μ
s of the
last low to high transition, the load period will end and the
internal programming period will start. A7 to A16 specify
the sector address. The sector address must be valid dur-
ing each high to low transition of WE (or CE). A0 to A6
specify the byte address within the sector. The bytes may
be loaded in any order; sequential loading is not required.
Once a programming operation has been initiated, and for
the duration of t
WC
, a read operation will effectively be a
polling operation.
SOFTWARE DATA PROTECTION:
A software control-
led data protection feature is available on the AT29C010A.
Once the software protection is enabled a software algo-
rithm must be issued to the device before a program may
be performed. The software protection feature may be en-
abled or disabled by the user; when shipped from Atmel,
the software data protection feature is disabled. To enable
the software data protection, a series of three program
commands to specific addresses with specific data must
be performed. After the software data protection is en-
abled the same three program commands must begin
each program cycle in order for the programs to occur. All
software program commands must obey the sector pro-
gram timing specifications. Once set, the software data
protection feature remains active unless its disable com-
mand is issued. Power transitions will not reset the soft-
ware data protection feature, however the software fea-
ture will guard against inadvertent program cycles during
power transitions.
Once set, software data protection will remain active un-
less the disable command sequence is issued.
After setting SDP, any attempt to write to the device with-
out the 3-byte command sequence will start the internal
write timers. No data will be written to the device; however,
for the duration of t
WC
, a read operation will effectively be
a polling operation.
4-130
AT29C010A
相關PDF資料 |
PDF描述 |
|---|---|
| 29C020 | 2-Megabit 256K x 8 5-volt Only CMOS Flash Memory |
| 29C040 | 4-Megabit 512K x 8 5-volt Only 256-Byte Sector CMOS Flash Memory |
| 29C256 | 256K 32K x 8 5-volt Only CMOS Flash Memory |
| 29C48 | Telecommunication IC |
| 29C512 | 512K 64K x 8 5-volt Only CMOS Flash Memory |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 29C020 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:2-Megabit 256K x 8 5-volt Only CMOS Flash Memory |
| 29C02012PC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 29C020-12PC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 29C040 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:4-Megabit 512K x 8 5-volt Only 256-Byte Sector CMOS Flash Memory |
| 29C040A-10TC | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。