參數(shù)資料
型號(hào)： 29F400C-55
廠商： Macronix International Co., Ltd.
英文描述： 4M-BIT [512Kx8/256Kx16] CMOS SINGLE VOLTAGE 5V ONLY BOOT SECTOR FLASH MEMORY
中文描述： 4分位[512Kx8/256Kx16]電壓5V的CMOS單只引導(dǎo)扇區(qū)閃存
文件頁(yè)數(shù)： 11/42頁(yè)
文件大?。?/td> 454K
代理商： 29F400C-55
11
P/N:PM1200
MX29F400C T/B
REV. 1.0, DEC. 20, 2005
RY/BY#:Ready/Busy#
The RY/BY# is a dedicated, open-drain output pin that
indicates whether an Automatic Erase/Program algorithm
is in progress or complete. The RY/BY# status is valid
after the rising edge of the final WE# or CE#, whichever
happens first, pulse in the command sequence. Since
RY/BY# is an open-drain output, several RY/BY# pins
can be tied together in parallel with a pull-up resistor to
Vcc.
If the output is low (Busy), the device is actively erasing
or programming. (This includes programming in the Erase
Suspend mode.) If the output is high (Ready), the device
is ready to read array data (including during the Erase
Suspend mode), or is in the standby mode.
Table 4 shows the outputs for RY/BY#.
Q6:Toggle BIT I
Toggle Bit I on Q6 indicates whether an Automatic Pro-
gram or Erase algorithm is in progress or complete, or
whether the device has entered the Erase Suspend mode.
Toggle Bit I may be read at any address, and is valid
after the rising edge of the final WE# or CE#, whichever
happens first, pulse in the command sequence (prior to
the program or erase operation), and during the sector
time-out.
During an Automatic Program or Erase algorithm opera-
tion, successive read cycles to any address cause Q6
to toggle. The system may use either OE# or CE# to
control the read cycles. When the operation is complete,
Q6 stops toggling.
After an erase command sequence is written, if all sec-
tors selected for erasing are protected, Q6 toggles and
returns to reading array data. If not all selected sectors
are protected, the Automatic Erase algorithm erases the
unprotected sectors, and ignores the selected sectors
that are protected.
The system can use Q6 and Q2 together to determine
whether a sector is actively erasing or is erase sus-
pended. When the device is actively erasing (that is, the
Automatic Erase algorithm is in progress), Q6 toggling.
When the device enters the Erase Suspend mode, Q6
stops toggling. However, the system must also use Q2
to determine which sectors are erasing or erase-sus-
pended. Alternatively, the system can use Q7.
If a program address falls within a protected sector, Q6
toggles for approximately 2 us after the program com-
mand sequence is written, then returns to reading array
data.
Q6 also toggles during the erase-suspend-program mode,
and stops toggling once the Automatic Program algorithm
is complete.
Table 4 shows the outputs for Toggle Bit I on Q6.
Q2:Toggle Bit II
The "Toggle Bit II" on Q2, when used with Q6, indicates
whether a particular sector is actively erasing (that is,
the Automatic Erase algorithm is in process), or whether
that sector is erase-suspended. Toggle Bit I is valid after
the rising edge of the final WE# or CE#, whichever hap-
pens first, pulse in the command sequence.
Q2 toggles when the system reads at addresses within
those sectors that have been selected for erasure. (The
system may use either OE# or CE# to control the read
cycles.) But Q2 cannot distinguish whether the sector
is actively erasing or is erase-suspended. Q6, by com-
parison, indicates whether the device is actively eras-
ing, or is in Erase Suspend, but cannot distinguish which
sectors are selected for erasure. Thus, both status bits
are required for sectors and mode information. Refer to
Table 4 to compare outputs for Q2 and Q6.
Reading Toggle Bits Q6/ Q2
Whenever the system initially begins reading toggle bit
status, it must read Q7-Q0 at least twice in a row to
determine whether a toggle bit is toggling. Typically, the
system would note and store the value of the toggle bit
after the first read. After the second read, the system
would compare the new value of the toggle bit with the
first. If the toggle bit is not toggling, the device has com-
pleted the program or erase operation. The system can
read array data on Q7-Q0 on the following read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the sys-
tem also should note whether the value of Q5 is high
(see the section on Q5). If it is, the system should then
相關(guān)PDF資料
PDF描述
29F400C-70 4M-BIT [512Kx8/256Kx16] CMOS SINGLE VOLTAGE 5V ONLY BOOT SECTOR FLASH MEMORY
29F400C-90 4M-BIT [512Kx8/256Kx16] CMOS SINGLE VOLTAGE 5V ONLY BOOT SECTOR FLASH MEMORY
29F524DC Pipeline Register
29F524DM 5-Pin, Multiple-Input, Programmable Reset ICs
29F524LM Pipeline Register
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
29F400C-70 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:4M-BIT [512Kx8/256Kx16] CMOS SINGLE VOLTAGE 5V ONLY BOOT SECTOR FLASH MEMORY
29F400C-90 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:4M-BIT [512Kx8/256Kx16] CMOS SINGLE VOLTAGE 5V ONLY BOOT SECTOR FLASH MEMORY
29F400T-12PC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY
29F400T-12PI 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY
29F400T-12TC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:4MEGABIT (512K x 8/ 256K x 16) 5VOLT SECTOR ERASE CMOS FLASH MEMORY
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*