- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄18711 > 3336-01 (Peregrine Semiconductor)EVAL KIT FOR PE3336 PDF資料下載
參數(shù)資料
| 型號： | 3336-01 |
| 廠商： | Peregrine Semiconductor |
| 文件頁數(shù)： | 8/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL KIT FOR PE3336 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | UltraCMOS™ |
| 類型： | 整數(shù) N/PLL |
| 頻率： | 3GHz |
| 適用于相關(guān)產(chǎn)品： | PE3336 |
| 已供物品： | 板，線纜，軟件 |
| 其它名稱： | 3336-1 3336-1-ND PE3336 PE3336 EK |
Product Specification
PE3336
Page 4 of 13
2005-2011 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0033-05
│ UltraCMOS RFIC Solutions
23
Fin
ALL
Input
Prescaler complementary input. A bypass capacitor should be placed as
close as possible to this pin and be connected in series with a 50
resistor
directly to the ground plane.
24
GND
ALL
Ground.
25
fp
ALL
Output
Monitor pin for main divider output. Switching activity can be disabled
through enhancement register programming or by floating or grounding VDD
pin 31.
26
VDD-fp
ALL
(Note 1)
VDD for fp. Can be left floating or connected to GND to disable the fp output.
27
Dout
Serial, Parallel
Output
Data Out. The MSEL signal and the raw prescaler output are available on
Dout through enhancement register programming.
28
VDD
ALL
(Note 1)
Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing
recommended.
29
Cext
ALL
Output
Logical “NAND” of PD_
U and PD_D terminated through an on chip, 2 k
series resistor. Connecting Cext to an external capacitor will low pass filter
the input to the inverting amplifier used for driving LD.
30
VDD
ALL
(Note 1)
Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing
recommended.
32
PD_
D
ALL
Output
PD_
D is pulse down when f
p leads fc.
33
PD_
U
ALL
PD_
U is pulse down when f
c leads fp.
35
VDD-fc
ALL
(Note 1)
VDD for fc can be left floating or connected to GND to disable the fc output.
36
fc
ALL
Output
Monitor pin for reference divider output. Switching activity can be disabled
through enhancement register programming or by floating or grounding VDD
pin 38.
31,37
GND
ALL
Ground.
38,39
GND
ALL
Ground.
40
fr
ALL
Input
Reference frequency input.
41
LD
ALL
Output
Lock detect and open drain logical inversion of CEXT. When the loop is in
lock, LD is high impedance, otherwise LD is a logic low (“0”).
42
Enh
Serial, Parallel
Input
Enhancement mode. When asserted low (“0”), enhancement register bits
are functional.
43
VDD
ALL
(Note 1)
Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing
recommended.
44
R0
Direct
Input
R Counter bit0 (LSB).
45
R1
Direct
Input
R Counter bit1.
46
R2
Direct
Input
R Counter bit2.
47
R3
Direct
Input
R Counter bit3.
48
GND
ALL
(Note 1)
Ground.
34
NC
ALL
No connection.
Table 1. Pin Descriptions (continued)
Notes: 1. All VDD pins are connected by diodes and must be supplied with the same positive voltage level.
VDD-fp and VDD-fp are used to power the fp and fc outputs and can alternatively be left floating or connected to GND to disable the fp and fc outputs.
2. All digital input pins have 70 k
pull-down resistors to ground.
Pin No.
Pin Name
Interface Mode
Type
Description
Obsolete
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CSM9S12XDT512SLK | KIT STUDENT LEARNING 16BIT |
| 76601/3C | XFRMR 1:1 219UH 5.5VUS B |
| 2650A | SPECTRUM ANALYZER 3.3GHZ HANDHLD |
| 76601/1C | XFRMR 1:1 1916UH 17.5VUS B |
| MC13917-434EVK | IC MC13917 EVB 434MHZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 3336078001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336081001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336084001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336088001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSMITTER INDUSTRIELL |
| 3-3361 | 制造商:General Electric Company 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。