- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1978 > 3341-56 (Peregrine Semiconductor)IC PLL INTEGER-N 3GHZ 20QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 3341-56 |
| 廠商： | Peregrine Semiconductor |
| 文件頁(yè)數(shù)： | 14/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL INTEGER-N 3GHZ 20QFN |
| 標(biāo)準(zhǔn)包裝： | 6,000 |
| 系列： | UltraCMOS™ |
| 類(lèi)型： | 時(shí)鐘緩沖器/驅(qū)動(dòng)器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，RF 儀表系統(tǒng)，無(wú)線基站 |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/無(wú) |
| 頻率 - 最大： | 3GHz |
| 電源電壓： | 2.85 V ~ 3.15 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 20-QFN（4x4） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)
Product Specification
PE3341
Page 7 of 17
Document No. 70-0053-05
│ www.psemi.com
2005-8 Peregrine Semiconductor Corp. All rights reserved.
Lock Detect Output
A lock detect signal is provided at pin LD, via the
pin CEXT (see Figure 1). CEXT is the logical “NAND”
of PD_U and PD_D waveforms, driven through a
series 2k ohm resistor. When the loop is locked,
this output will be HIGH with narrow pulses LOW.
Connecting CEXT to an external shunt capacitor
provides integration of this signal.
The CEXT signal is sent to the LD pin through an
internal inverting comparator with an open drain
output. Thus LD is an “AND” function of PD_U
and PD_D.
Serial Data Port
The Serial Data Port allows control data to be
entered into the device. This data can be directed
into one of three registers: the Enhancement
register, the Primary register, and the EE register.
Table 7 defines the control line settings required
to select one of these destinations.
Input data presented on pin 5 (Data) is clocked
serially into the designated register on the rising
edge of Clock. Data is always loaded LSB (B0)
first into the receiving register. Figure 4 defines
the timing requirements for this process.
Table 8. Serial Interface
S_WR
E_WR
EELoad
Register Loaded
0
Primary Register
0
1
0
Enhancement Register
0
X
1
EE Register
Figure 4. Serial Interface Timing Diagram
t
DHLD
t
DSU
t
ClkH
t
ClkL
t
CWR
t
PW
t
WRC
t
EC
t
CE
E_WR
EELoad
Data
Clock
S_WR
Obsolete
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 3342-56 | IC PLL INTEGER-N 3GHZ 20QFN |
| 534AB000359DG | IC CLK XO QUAD FREQUENCY 8SMD |
| 5P49EE502NDGI | IC CLOCK GENERATOR 20QFN |
| 5P49EE802NDGI | IC CLOCK GENERATOR 28QFN |
| 73M1903-IVTR/F | IC MODEM AFE V.22BIS 20-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 334-15AUTC/H2/X10/F45309EVB | 制造商:Everlight Electronics Co 功能描述: |
| 334-15-T1C1-1VXA | 制造商:EVERLIGHT 制造商全稱(chēng):Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package |
| 334-15-T1C1-1VXA_11 | 制造商:EVERLIGHT 制造商全稱(chēng):Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package. |
| 334-15-T1C1-4VXC | 制造商:EVERLIGHT 制造商全稱(chēng):Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package |
| 334-15-T1C1-4VXC_11 | 制造商:EVERLIGHT 制造商全稱(chēng):Everlight Electronics Co., Ltd 功能描述:Popular T-1 3/4 round package. |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。