- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358636 > 3D3428-2 (Electronic Theatre Controls, Inc.) MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE PDF資料下載
參數(shù)資料
| 型號： | 3D3428-2 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 中文描述： | 整體式8位可編程延遲線 |
| 文件頁數(shù)： | 6/7頁 |
| 文件大?。?/td> | 509K |
| 代理商： | 3D3428-2 |
3D3428
DEVICE SPECIFICATIONS
TABLE 3: ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL
DC Supply Voltage
V
DD
Input Pin Voltage
V
IN
Input Pin Current
I
IN
Storage Temperature
T
STRG
Lead Temperature
T
LEAD
MIN
-0.3
-0.3
-10
-55
MAX
7.0
V
DD
+0.3
10
150
300
UNITS
V
V
mA
C
C
NOTES
25C
10 sec
TABLE 4: DC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.0V to 3.6V)
PARAMETER
SYMBOL
Static Supply Current*
I
DD
High Level Input Voltage
V
IH
Low Level Input Voltage
V
IL
High Level Input Current
I
IH
Low Level Input Current
I
IL
High Level Output
Current
Low Level Output Current
I
OL
MIN
2.0
TYP
2.0
-35.0
MAX
4.0
0.8
1.0
1.0
-4.0
UNITS
mA
V
V
μ
A
μ
A
mA
NOTES
V
IH
= V
DD
V
IL
= 0V
V
DD
= 3.0V
V
OH
= 2.4V
V
DD
= 3.0V
V
OL
= 0.4V
C
LD
= 5 pf
I
OH
4.0
15.0
mA
Output Rise & Fall Time
T
R
& T
F
2.0
2.5
ns
*I
(Dynamic) = C
* V
* F
where: C
LD
= Average capacitance load/line (pf)
F = Input frequency (GHz)
Input Capacitance = 10 pf typical
Output Load Capacitance (C
LD
) = 25 pf max
TABLE 5: AC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.0V to 3.6V)
SYMBOL
MIN
f
C
t
EW
10
t
CW
10
t
DSC
10
t
DHC
t
DSE
10
Data Hold from Enable
Enable to Serial Output Valid
Enable to Serial Output High-Z
Clock to Serial Output Valid
Clock to Serial Output Invalid
Enable Setup to Clock
Enable Hold from Clock
Parallel Input Valid to Delay Valid
Parallel Input Change to Delay Invalid
Enable to Delay Valid
Enable to Delay Invalid
Input Pulse Width
Input Period
Period
Input to Output Delay
t
PLH
, t
PHL
PARAMETER
Clock Frequency
Enable Width
Clock Width
Data Setup to Clock
Data Hold from Clock
Data Setup to Enable
TYP
20
35
MAX
80
20
20
20
40
45
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1
1
1
1
See Table 1
See Table 1
See Table 2
3
t
DHE
t
EQV
t
EQZ
t
CQV
t
CQX
t
ES
t
EH
t
PDV
t
PDX
t
EDV
t
EDX
t
WI
3
10
10
10
0
0
8
20
% of Total Delay
% of Total Delay
ns
NOTES: 1 -
Refer to
PROGRAMMED DELAY UPDATE
section
Doc #04004
11/1/04
DATA DELAY DEVICES, INC.
6
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 3D3428-2.5 | MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D3428-4 | MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D3428-5 | MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D3428-7.5 | MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D410 | 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 3D3428-2.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D3428-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D3428-5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D3428-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE |
| 3D3444 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:MONOLITHIC QUAD 4-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3444) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。