參數(shù)資料
型號(hào): 54AC109D
廠商: National Semiconductor Corporation
元件分類: 觸發(fā)器
英文描述: Dual JK Positive Edge-Triggered Flip-Flop
中文描述: 雙JK上升沿觸發(fā)器
文件頁(yè)數(shù): 6/8頁(yè)
文件大?。?/td> 167K
代理商: 54AC109D
AC Electrical Characteristics
54ACT
V
CC
T
A = 55C
Symbol
Parameter
(V)
to +125C
Units
(Note 10)
C
L = 50 pF
Min
Max
f
max
Maximum Clock
5.0
85
MHz
Frequency
t
PLH
Propagation Delay
5.0
1.0
14.0
ns
CP
n to Qn or Qn
t
PHL
Propagation Delay
5.0
1.0
12.0
ns
CP
n to Qn or Qn
t
PLH
Propagation Delay
5.0
1.0
11.5
ns
C
Dn or SDn to Qn or Qn
t
PHL
Propagation Delay
5.0
1.0
12.5
ns
C
Dn or SDn to Qn or Qn
Note 10: Voltage Range 5.0 is 5.0V ±0.5V
AC Operating Requirements
54ACT
V
CC
T
A = 55C
Symbol
Parameter
(V)
to +125C
Units
(Note 11)
C
L = 50 pF
Guaranteed
Minimum
t
s
Setup Time, HIGH or LOW
5.0
2.5
ns
J
n or Kn to CPn
t
h
Hold Time, HIGH or LOW
5.0
2.0
ns
J
n or Kn to CPn
t
w
Pulse Width
5.0
ns
CP
n or CDn or SDn
t
rec
Recovery Time
5.0
0.5
ns
C
Dn or SDn to CPn
Note 11: Voltage Range 5.0 is 5.0V ±0.5V
Capacitance
Symbol
Parameter
Typ
Units
Conditions
C
IN
Input Capacitance
4.5
pF
V
CC = OPEN
C
PD
Power Dissipation
35.0
pF
V
CC = 5.0V
Capacitance
www.national.com
6
相關(guān)PDF資料
PDF描述
54AC109F CABLE ASSEMBLY; LEAD-FREE SOLDER; 10-32 MALE TO 10-32 MALE RIGHT ANGLE; 50 OHM, RG178B/U COAX
54AC109L Dual JK Positive Edge-Triggered Flip-Flop
54AC10 Triple 3-Input NAND Gate
54AC10D Triple 3-Input NAND Gate
54AC10F Triple 3-Input NAND Gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
54AC109DMQB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop
54AC109F 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual JK Positive Edge-Triggered Flip-Flop
54AC109FM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
54AC109FMQB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop
54AC109L 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual JK Positive Edge-Triggered Flip-Flop