- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄115128 > 550CE069M550DG (SILICON LABORATORIES) VCXO, CLOCK, 69.55 MHz, CMOS OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 550CE069M550DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 69.55 MHz, CMOS OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大?。?/td> | 230K |
| 代理商： | 550CE069M550DG |
Si550
2
Rev. 0.6
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
tristate mode
—
60
75
Output Enable (OE)2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range
TA
–40
—
85
°C
Notes:
1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 8 for further details.
2. OE pin includes a 17 k
resistor to VDD.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—33
45
90
135
180
356
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—VDD/2
—
V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 8.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±10% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關PDF資料 |
PDF描述 |
|---|---|
| 550CE129M288DGR | VCXO, CLOCK, 129.288 MHz, CMOS OUTPUT |
| 550CJ046M336DGR | VCXO, CLOCK, 46.336 MHz, CMOS OUTPUT |
| 550HAFREQBGR | VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT |
| 571CJAFREQDG | VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT |
| 571HDAFREQDG | VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 550CE1112 | 制造商:Cornell Dubilier Electronics 功能描述: |
| 550CE11M2896DG | 功能描述:VCXO振蕩器 SNGL VCXO 6 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C |
| 550CE122M880DG | 功能描述:VCXO振蕩器 SNGL VCXO 6 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C |
| 550CE1231 | 功能描述:鋁質電解電容器-螺旋式接線端 1000UF RoHS:否 制造商:Cornell Dubilier 電容:2400 uF 容差:- 10 %, + 50 % 電壓額定值:450 V ESR:38 mOhms 工作溫度范圍:- 40 C to + 85 C 系列:CGS 直徑:76 mm (3 in) 長度:143 mm (5.625 in) 引線間隔:31.75 mm (1.25 in) 產(chǎn)品:Computer Grade Electrolytic Capacitors |
| 550CE1232 | 功能描述:鋁質電解電容器-螺旋式接線端 4700UF 500V RoHS:否 制造商:Cornell Dubilier 電容:2400 uF 容差:- 10 %, + 50 % 電壓額定值:450 V ESR:38 mOhms 工作溫度范圍:- 40 C to + 85 C 系列:CGS 直徑:76 mm (3 in) 長度:143 mm (5.625 in) 引線間隔:31.75 mm (1.25 in) 產(chǎn)品:Computer Grade Electrolytic Capacitors |
發(fā)布緊急采購，3分鐘左右您將得到回復。