參數(shù)資料
型號: 550UA155M520BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 155.52 MHz, LVCMOS OUTPUT
封裝: 5 X 7 MM, ROHS COMPLIANT PACKAGE-6
文件頁數(shù): 9/14頁
文件大?。?/td> 230K
代理商: 550UA155M520BG
Si550
4
Rev. 0.6
Table 5. CLK± Output Phase Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 33 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.26
ps
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.27
0.26
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.32
0.26
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.40
0.27
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.49
0.28
Kv = 356 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.87
0.33
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
相關(guān)PDF資料
PDF描述
550BM466M000DGR VCXO, CLOCK, 466 MHz, LVDS OUTPUT
550CA027M000DG VCXO, CLOCK, 27 MHz, CMOS OUTPUT
550CC038M7853DGR VCXO, CLOCK, 38.7853 MHz, CMOS OUTPUT
550CD064M000DGR VCXO, CLOCK, 64 MHz, CMOS OUTPUT
550CE016M0384DG VCXO, CLOCK, 16.0384 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550-VC6DT2 制造商:MTU 制造商全稱:MTU 功能描述:DIESEL ENGINE-GENERATOR SET
550WD311M040DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550WD311M040DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550-XX04 制造商:DIALIGHT 制造商全稱:Dialight Corporation 功能描述:5mm LED CBI Circuit Board Indicator Top View, Single
550-XX05 制造商:DIALIGHT 制造商全稱:Dialight Corporation 功能描述:5mm LED CBI, SO BACK HOUSING