參數(shù)資料
型號： 554AC000141BG
廠商： SILICON LABORATORIES
元件分類： VCXO, clock
英文描述： VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
封裝： ROHS COMPLIANT, SMD, 8 PIN
文件頁數(shù)： 28/115頁
文件大?。?/td> 3254K
代理商： 554AC000141BG
Si554
2
Rev. 0.5
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
TriState mode
—
60
70
Output Enable (OE)
and Frequency Select FS[1:0]2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range3
TA
–40
—
85
C
Notes:
1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 7 for further details.
2. OE and FS[1:0] pins include a 17 k
pullup resistor to VDD. Pulling OE to ground causes outputs to tristate.
3. If the device is powered up below –20 C and the ambient temperature rises by approximately 105 C during normal
operation, the device will perform a one-time recalibration. The output is squelched for approximately 2–3 ms during
this recalibration.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—45
90
135
180
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—3/8 x VDD
—V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 7.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±28% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相關(guān)PDF資料
PDF描述
552BE000021BG VCXO, CLOCK, 666.51429 MHz, LVDS OUTPUT
550AB66M6666BGR VCXO, CLOCK, 66.6666 MHz, LVPECL OUTPUT
554DD000163BGR VCXO, CLOCK, 108 MHz, CMOS/TTL OUTPUT
554AF000151BG VCXO, CLOCK, 167.33165 MHz, LVPECL OUTPUT
554DE000160BGR VCXO, CLOCK, 433 MHz, CMOS/TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
554AC000141DG 功能描述:OSC CRYSTAL 141MHZ SMD 7X5 RoHS:是 類別:晶體和振蕩器 >> 振蕩器 系列:Si554 標準包裝:1 系列:VG-4512CA 類型:VCXO 頻率:153.6MHz 功能:三態(tài)（輸出啟用） 輸出:LVPECL 電源電壓:3.3V 頻率穩(wěn)定性:- 工作溫度:-40°C ~ 85°C 電流 - 電源（最大）:60mA 額定值:- 安裝類型:表面貼裝 尺寸/尺寸:0.276" L x 0.197" W（7.00mm x 5.00mm） 高度:0.071"（1.80mm） 封裝/外殼:6-SMD，無引線（DFN，LCC） 包裝:Digi-Reel® 電流 - 電源（禁用）（最大）:- 其它名稱:SER3790DKR
554AC000141DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/669.3265MHZ/693.48299MHZ V - Tape and Reel
554AC000189DG 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 10MHZ VCXO LVPECL 6-PIN SMD - Trays
554AC000189DGR 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 10MHZ VCXO LVPECL 6-PIN SMD - Tape and Reel
554AC000274DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 624.6938MHZ/657.4219MHZ/669.3265MHZ/693.483MHZ VC - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*