- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄115218 > 554AF000151BG (SILICON LABORATORIES) VCXO, CLOCK, 167.33165 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | 554AF000151BG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 167.33165 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT, SMD, 8 PIN |
| 文件頁(yè)數(shù)： | 83/115頁(yè) |
| 文件大?。?/td> | 3254K |
| 代理商： | 554AF000151BG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)當(dāng)前第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
Si554
Rev. 0.5
7
3. Ordering Information
The Si554 was designed to support a variety of options including frequency, temperature stability, tuning slope,
output format, and VDD.
Specific device configurations are programmed into the Si554 at time of shipment.
Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web
browser-based
part
number
configuration
utility
to
simplify
this
process.
Refer
to
www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si554 VCXO
series is supplied in an industry-standard, RoHS compliant, lead-free, 8-pad, 5 x 7 mm package. Tape and reel
packaging is an ordering option.
Figure 1. Part Number Convention
Example Part Number: 554AF000124BGR is a 5 x 7 mm Quad VCXO in an 8 pad package. Since the six digit code (000124) is > 000100, f0 is
622.08 MHz (lowest frequency), f1 is 644.53125, f2 is 657.42188, and f3 is 669.32658 MHz (highest frequency), with a 3.3 V supply, LVPECL
output, and Output Enable active high polarity. Temperature stability is specified as ±50 ppm and the tuning slope is 135 ppm/V. The part is specified
for a –40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
2nd Option Code
Temperature
Tuning Slope
Minimum APR
Stability
Kv
(±ppm)
Code
± ppm (max)
ppm/V (typ)
@ 3.3 V
@ 2.5 V
@ 1.8 V
A
100
180
100
75
25
B
100
90
30
Note 6
C
50
180
150
125
75
D50
90
80
30
25
E
20
45
25
Note 6
F
50
135
100
75
50
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that meets
the application’s minimum APR requirements. Unlike SAW-based solutions which
require higher higher Kv values to account for their higher temperature dependence,
the Si55x series provides lower Kv options to minimize noise coupling and jitter in real-
world PLL designs. See AN255 and AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an
APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability, over 15 years.
3. Nominal Pull range (±) = 0.5 x VDD x tuning slope.
4. Nominal Absolute Pull Range (±APR) = Pull range – stability – lifetime aging
=0.5 x VDD x tuning slope – stability – 10 ppm
5. Minimum APR values noted above include worst case values for all parameters.
6. Combination not available.
554 Quad VCXO
Product Family
6-digit Frequency Designator Code
Four unique frequencies can be specified within the following bands of frequencies: 10 to
945 MHz, 970 to 1134 MHz, and 1213 to 1417 MHz. A six digit code will be assigned for
the specified combination of frequencies. Codes > 000100 refer to XOs programmed with
the lowest frequency value selected when FS[1:0] = 00, and the highest value when
FS[1:0] = 11. Six digit codes < 000100 refer to XOs programmed with the highest
frequency value selected when FS[1:0] = 00, and the lowest value when FS[1:0] = 11.
554
X
XXXXXX
B
G
R
1st Option Code
VDD Output Format Output Enable Polarity
A
3.3
LVPECL
High
B
3.3
LVDS
High
C
3.3
CMOS
High
D3.3
CML
High
E
2.5
LVPECL
High
F
2.5
LVDS
High
G
2.5
CMOS
High
H2.5
CML
High
J
1.8
CMOS
High
K1.8
CML
High
M
3.3
LVPECL
Low
N
3.3
LVDS
Low
P
3.3
CMOS
Low
Q
3.3
CML
Low
R
2.5
LVPECL
Low
S
2.5
LVDS
Low
T
2.5
CMOS
Low
U
2.5
CML
Low
V
1.8
CMOS
Low
W
1.8
CML
Low
Note:
CMOS available to 160 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 554DE000160BGR | VCXO, CLOCK, 433 MHz, CMOS/TTL OUTPUT |
| 550AD368M640BGR | VCXO, CLOCK, 368.64 MHz, LVPECL OUTPUT |
| 550AE100M000BGR | VCXO, CLOCK, 100 MHz, LVPECL OUTPUT |
| 550AE170M500BG | VCXO, CLOCK, 170.5 MHz, LVPECL OUTPUT |
| 550AE40M0000BGR | VCXO, CLOCK, 40 MHz, LVPECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 554AF000171DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 531.25MHZ/622.08MHZ/625MHZ/666.51429MHZ VCXO LVPE - Trays |
| 554AF000171DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 531.25MHZ/622.08MHZ/625MHZ/666.51429MH - Tape and Reel |
| 554AF000201DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 200MHZ/500MHZ/1GHZ/1.4GHZ VCXO LVPECL 6SMD - Trays |
| 554AF000201DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 200MHZ/500MHZ/1GHZ/1.4GHZ VCXO LVPECL 6SMD - Tape and Reel |
| 554AF000207DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 100MHZ/106.25MHZ/124.416MHZ/125MHZ VCXO LVPECL 6S - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。