參數(shù)資料
型號： 5962-8875701EA
廠商： TEXAS INSTRUMENTS INC
元件分類： PLL合成/DDS/VCOs
英文描述： PHASE LOCKED LOOP, 38 MHz, CDIP16
封裝： CERAMIC, DIP-16
文件頁數(shù)： 28/32頁
文件大小： 687K
代理商： 5962-8875701EA
5
frequency. At this stable point the voltage on C2 remains
constant as the PC2 output is in three-state and the VCO
input at pin 9 is a high impedance. Also in this condition,
the signal at the phase comparator pulse output (PCPOUT)
is a HIGH level and so can be used for indicating a locked
condition.
Thus, for PC2, no phase difference exists between SIGIN
and COMPIN over the full frequency range of the VCO.
Moreover, the power dissipation due to the low-pass lter is
reduced because both p- and n-type drivers are “OFF” for
most of the signal input cycle. It should be noted that the
PLL lock range for this type of phase comparator is equal to
the capture range and is independent of the low-pass lter.
With no signal present at SIGIN, the VCO adjusts, via PC2,
to its lowest frequency.
Phase Comparator 3 (PC3)
This
is
a
positive
edge-triggered
sequential
phase
detector using an RS-type flip-flop. When the PLL is using
this comparator, the loop is controlled by positive signal
transitions and the duty factors of SIGIN and COMPIN are
not
important.
The
transfer
characteristic
of
PC3,
assuming ripple (fr = fi) is suppressed, is:
VDEMOUT =(VCC/2p) (fSIGIN - fCOMPIN) where
VDEMOUT is the demodulator output at pin 10; VDEMOUT
= VPC3OUT (via low-pass filter).
The average output from PC3, fed to the VCO via the low-
pass filter and seen at the demodulator at pin 10
(VDEMOUT), is the resultant of the phase differences of
SIGIN and COMPIN as shown in Figure 6. Typical
waveforms for the PC3 loop locked at fo are shown in
Figure 7.
The
phase-to-output
response
characteristic
of
PC3
(Figure 6) differs from that of PC2 in that the phase angle
between SIGIN and COMPIN varies between 0
o and 360o
and is 180o at the center frequency. Also PC3 gives a
greater voltage swing than PC2 for input phase differences
but as aconsequence the ripple content of the VCO input
signal is higher. With no signal present at SIGIN, the VCO
adjusts, via PC3, to its highest frequency.
The only difference between the HC and HCT versions is the
input level specication of the INH input. This input disables
the VCO section. The comparator’s sections are identical, so
that there is no difference in the SIGIN (pin 14) or COMPIN
(pin 3) inputs between the HC and the HCT versions.
FIGURE 6. PHASE COMPARATOR 3: AVERAGE OUTPUT
VOLTAGE vs INPUT PHASE DIFFERENCE:
VDEMOUT = VPC3OUT
= (VCC/2π) (φSIGIN - φCOMPIN);
φDEMOUT = (φSIGIN - φCOMPIN)
VCC
VDEMOUT (AV)
1/2 VCC
0
0o
180o
φ
DEMOUT
360o
FIGURE 7. TYPICAL WAVEFORMS FOR PLL USING PHASE
COMPARATOR 3, LOOP LOCKED AT fo
SIGIN
COMPIN
VCOOUT
PC3OUT
VCOIN
VCC
GND
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
相關(guān)PDF資料
PDF描述
5962-88760012A DUAL OP-AMP, 300 uV OFFSET-MAX, 1 MHz BAND WIDTH, CQCC20
5962-8876001PA DUAL OP-AMP, 300 uV OFFSET-MAX, 1 MHz BAND WIDTH, CDIP8
5962-88760022A DUAL OP-AMP, 550 uV OFFSET-MAX, 1 MHz BAND WIDTH, CQCC20
5962-8876002PA DUAL OP-AMP, 550 uV OFFSET-MAX, 1 MHz BAND WIDTH, CDIP8
5962-89494022A DUAL OP-AMP, 3750 uV OFFSET-MAX, 1.7 MHz BAND WIDTH, CQCC20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-887590/EA 制造商:Harris Corporation 功能描述:
5962-8875901EA 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 16-Pin CDIP Tube 制造商:Texas Instruments 功能描述:FLIP FLOP D-TYPE BUS INTRFC POS-EDGE 3-ST 1-ELEM 16CDIP - Rail/Tube
5962-88760012A 制造商:Texas Instruments 功能描述:OP Amp Dual GP 制造商:Texas Instruments 功能描述:OP Amp Dual GP ±22V/44V 20-Pin LCCC Tube
5962-8876001GA 制造商:Linear Technology 功能描述:ELD (STD. MIL DWG.) LT1013AMH
5962-8876001PA 制造商:Texas Instruments 功能描述:OP Amp Dual GP ±22V/44V 8-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OP AMP DUAL GP 22V/44V 8CDIP - Rail/Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*